- 您现在的位置：买卖IC网 > PDF目录192277 > S-812C52AY-Z-G 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PBCY3 PDF资料下载
参数资料
| 型号： | S-812C52AY-Z-G |
| 元件分类： | 固定正电压单路输出LDO稳压器 |
| 英文描述： | 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PBCY3 |
| 封装： | LEAD FREE, TO-92, 3 PIN |
| 文件页数： | 8/39页 |
| 文件大小： | 690K |
| 代理商： | S-812C52AY-Z-G |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
W946432AD
16
DESELECT
The Device Deselect command disables the command decoder so that the RAS CAS WE and Address
inputs are ignored. This command is similar to the No-Operation command.
NO OPERATION (NOP)
The No Operation Command should be used in cases when the DDR SDRAM is in an idle or a wait state to
prevent the DDR SDRAM from registering any unwanted commands between operations. A No Operation
Command is registered when CS is low with RAS , CAS , and WE held high at the rising edge of the clock.
A No Operation Command will not terminate a previous operation that is still executing, such as a burst read
or write cycle.
MODE REGISTER SET
Command is registered when CS , RAS , CAS , and WE is at the rising edge of the clock. The mode
registers are loaded by inputs A0-A10. See mode register descriptions in the Register Definition section. The
MODE REGISTER SET command can only be issued when all banks are idle and no bursts are in progress,
and a subsequent executable command cannot be issued until tMRD is met.
ACTIVE
The ACTIVE command is registered when CS , RAS is low with CAS , and WE held high at the rising edge
of the clock, used to open a row in a particular bank for a subsequent access.
READ
The READ command is registered when CS , CAS is low with RAS , and WE held high at the rising edge of
the clock, used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the
bank, and the address provided on inputs A0-A7 selects the starting column location.
WRITE
The WRITE command is registered when CS , CAS , WE is low with RAS , held high at the rising edge of
the clock, used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the
bank, and the address provided on inputs A0-A7 selects the starting column location
PRECHARGE
The PRECHARGE command is registered when CS , RAS , WE is low with CAS held high at the rising
edge of the clock, used to deactivate the open row in a particular bank or the open row in all banks. The
bank(s) will be available for a subsequent row access a specified time ( tRP) after the PRECHARGE
command is issued. Input A8 determines whether one or all banks are to be precharged, and in the case
where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be
precharged, inputs BA0, BA1 are treated as “Don’t Care.” Once a bank has been precharged, it is in the idle
state and must be activated prior to any READ or WRITE commands being issued to that bank. A
PRECHARGE command will be treated as a NOP if there is no open row in that bank.
BURST READ STOP
The BURST READ STOP command register when CS WE is low with RAS CAS held high is used to
truncate read bursts (with autoprecharge disabled).
AUTO REFRESH
The Auto Refresh command is register when CS RAS CAS low with WE high.
The refresh addressing is generated by the internal refresh controller. This makes the address bits “Don’t
Care” during an AUTO REFRESH command. The W946432AD requires AUTO REFRESH cycles at an
average periodic interval of 15.6s (maximum).
相关PDF资料 |
PDF描述 |
|---|---|
| S-812C52BMC-C5GT2G | 5.2 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO5 |
| S-81332HG-KC-S | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-81332HG-KC-T1 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-81332HG-KC-T2 | 3.2 V FIXED POSITIVE REGULATOR, PSSO3 |
| S-814A33AUC-BCXT2G | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.44 V DROPOUT, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-812C52BMC-C5GT2G | 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| S-812C52BMC-C5GT2U | 功能描述:IC REG LINEAR 75MA SOT23-5 制造商:ablic u.s.a. inc. 系列:* 包装:剪切带（CT） 零件状态:在售 稳压器数:1 电流 - 输出:75mA 工作温度:-40°C ~ 85°C（TA） 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商器件封装:SOT-23-5 标准包装:1 |
| S-812C52BPI-C5GTFG | 功能描述:低压差稳压器 - LDO Linear LDO Reg 1.0uA Iq 75mA Iout ON/OFF RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| S-812C52BPI-C5GTFU | 功能描述:IC REG LINEAR 75MA SNT6A 制造商:ablic u.s.a. inc. 系列:- 包装:剪切带（CT） 零件状态:在售 输出配置:正 输出类型:固定 稳压器数:1 电压 - 输入（最大值）:16V 电压 - 输出（最小值/固定）:5.2V 电压 - 输出（最大值）:- 压降（最大值）:0.25V @ 10mA 电流 - 输出:75mA 电流 - 静态（Iq):2.5μA PSRR:- 控制特性:使能 保护功能:短路 工作温度:-40°C ~ 85°C（TA） 安装类型:表面贴装 封装/外壳:6-SMD，扁平引线 供应商器件封装:SNT-6A（H） 标准包装:1 |
| S-812C53AMC-C3H-T2 | 功能描述:低压差稳压器 - LDO 5.3V 1.0uA 2.0% RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。