- 您现在的位置：买卖IC网 > PDF目录192299 > S29GL032M10TAIR52 (Spansion Inc.) CAP TANT 220UF 2.5V 20% POLY SMD PDF资料下载
参数资料
| 型号： | S29GL032M10TAIR52 |
| 厂商： | Spansion Inc. |
| 英文描述： | CAP TANT 220UF 2.5V 20% POLY SMD |
| 中文描述： | MirrorBit闪存系列 |
| 文件页数： | 84/159页 |
| 文件大小： | 5216K |
| 代理商： | S29GL032M10TAIR52 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页当前第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
30
S29GLxxxM MirrorBitTM Flash Family
S29GLxxxM_00_B3 Octorber 18, 2004
Data s he et
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE#
pin is set at logic ‘1’, the device is in word configuration, DQ0–DQ15 are active and controlled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active
and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input
for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive the CE# and OE# pins to VIL. CE# is the power control
and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at
VIH.
The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory content occurs during the power transition. No command is
necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on
the device address inputs produce valid data on the device data outputs. The device remains enabled for read
access until the command register contents are altered.
See ““Reading Array Data” on page 103” for more information. Refer to “AC Characteristics” on page 124 for tim-
ing specifications and the timing diagram. Refer to “DC Characteristics” on page 122 for the active current
specification on reading array data.
Page Mode Read
The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation.
This mode provides faster read access speed for random locations within a page. The page size of the device is 4
words/8 bytes. The appropriate page is selected by the higher address bits A(max)–A2. Address bits A1–A0 in
word mode (A1–A-1 in byte mode) determine the specific word within a page. This is an asynchronous operation;
the microprocessor supplies the specific word location.
The random or initial page access is equal to tACC or tCE and subsequent page read accesses (as long as the lo-
cations specified by the microprocessor falls within that page) is equivalent to tPACC. When CE# is deasserted and
reasserted for a subsequent access, the access time is tACC or tCE. Fast page mode accesses are obtained by keep-
ing the “read-page addresses” constant and changing the “intra-read page” addresses.
Writing Commands/Command Sequences
To write a command or command sequence (which includes programming data to the device and erasing sectors
of memory), the system must drive WE# and CE# to VIL, and OE# to VIH.
The device features an Unlock Bypass mode to facilitate faster programming. Once the device enters the Unlock
Bypass mode, only two write cycles are required to program a word, instead of four. The “Word Program Com-
mand Sequence” on page 104” section contains details on programming data to the device using both standard
and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device. Table 6 on page 32 and Table 17
on page 68 indicates the address space that each sector occupies.
Refer to “DC Characteristics” on page 122 for the active current specification for the write mode. The “AC Char-
acteristics” on page 124 section contains timing specification tables and timing diagrams for write operations.
Write Buffer
Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming op-
eration. This results in faster effective programming time than the standard programming algorithms. See ““Write
Buffer Programming” on page 105” for more information.
相关PDF资料 |
PDF描述 |
|---|---|
| S29GL032M10TAIR53 | CAP TANT 330UF 2.5V 20% POLY SMD |
| S29GL032M10TAIR60 | CAP TANT 470UF 4V 20% POLY SMD |
| S29GL032M10TAIR62 | CAP TANT 470UF 4V 20% POLY SMD |
| S29GL032M10TCCR22 | MirrorBit Flash Family |
| S29GL032M10TCCR23 | MirrorBit Flash Family |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29GL032M10TAIR53 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TAIR60 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TAIR62 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TAIR63 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TBCR00 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Family |
发布紧急采购，3分钟左右您将得到回复。