- 您现在的位置：买卖IC网 > PDF目录85256 > SC103335VR400B (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272 PDF资料下载
参数资料
| 型号： | SC103335VR400B |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272 |
| 封装： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件页数： | 6/72页 |
| 文件大小： | 978K |
| 代理商： | SC103335VR400B |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MPC5200B Data Sheet, Rev. 4
14
Freescale Semiconductor
1.3.4
Resets
The MPC5200B has three reset pins:
PORRESET—Power on Reset
HRESET—Hard Reset
SRESET—Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires
the same input characteristics as other MPC5200B inputs, as specified in the DC Electrical Specifications section. Table 14
specifies the pulse widths of the Reset inputs.
For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
The tVDD_stable describes the time which is needed to get all power supplies stable.
For tlock, refer to the Oscillator/PLL section of this specification for further details.
For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
NOTE
Make sure that the PORRESET does not carry any glitches. The MPC5200B has no filter
to prevent them from getting into the chip. HRESET and SRESET must have a monotonous
rise time. The assertion of HRESET becomes active at Power on Reset without any
SYS_XTAL clock.
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable +tup_osc +tlock
—
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
—
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
—
SYS_XTAL_IN
A3.3
Table 15. Reset Rise/Fall Timing
Description
Min
Max
Unit
SpecID
PORRESET fall time
—
1
ms
A3.4
PORRESET rise time
—
1
ms
A3.5
HRESET fall time
—
1
ms
A3.6
HRESET rise time
—
1
ms
A3.7
SRESET fall time
—
1
ms
A3.8
SRESET rise time
—
1
ms
A3.9
相关PDF资料 |
PDF描述 |
|---|---|
| SAH-XC2265N-40F40L | 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100 |
| SCN8032HCFA44 | 8-BIT, 7.5 MHz, MICROCONTROLLER, PQCC44 |
| S80C52UXXX-25 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 |
| S80C154U-S:D | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
| S83C154UXXX-42:R | 8-BIT, MROM, 42 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC1034 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:VOLTAGE REGULATOR |
| SC1036 | 制造商:National Semiconductor 功能描述:1036 |
| SC1037 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:VOLTAGE REGULATOR |
| SC10371LB2 | 制造商:Motorola Inc 功能描述: |
| SC1-03770 | 制造商:Tamura Corporation of America 功能描述: |
发布紧急采购，3分钟左右您将得到回复。