- 您现在的位置：买卖IC网 > PDF目录98079 > SED122ADXA 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165 PDF资料下载
参数资料
| 型号： | SED122ADXA |
| 元件分类： | 显示控制器 |
| 英文描述： | 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165 |
| 封装： | DIE-165 |
| 文件页数： | 8/50页 |
| 文件大小： | 398K |
| 代理商： | SED122ADXA |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
4–16
EPSON
SED1220
Voltage Tripler Circuit
If capacitors are connected between CAP+1 – CAP–1
and CAP2+,CAP2– and VSS VOUT, VDD– VSS potential
is negatively tripled and generated at VOUT terminal.
When the voltage is boosted double, open CAP2+ and
connect CAP2– to VOUT terminal.
At this time, the oscillating circuit must be operating
since the amplifying circuit utilize the signal from the
oscillation output.
VDD=0V
VS1 -2V
VOUT=VS1=-4V
VDD=0V
VS1 -2V
VOUT=3VS1 -6V
Potential relationship of amplified voltage
=
Where, VREG is the constant power supply within IC.
VREG is maintained constantly at VREG
2.0V.
Voltage regulation of V5 output is done by connecting to
a variable register between VR, VDD and V5. It is
recommended to combine fixed registers R1 and R3 with
variable resistor R2 for fine adjustment of V5 voltage.
[Sample setting on R1, R2 and R3]
R1 + R2 + R3 = 1.2 M ohm (decided from the current
value I05 passed between VDD – V5. Where, I05
≤5 A
is supposed).
Variable voltage range provided by R2 is from –4V to
–6V (to be decided considering charecteristics of the
liquid crystal).
Since VREG = 2.0V, if the electronic volume register is
set at (0, 0, 0, 0, 0), followings are derived from above
conditions and expression 1 :
R1 = 400K
R2 = 200K
R3 = 600K
The voltage regulation circuit outputs VREG with the
temperature gradient of approximately –0.04%/
°C.
Since VR terminal has high input impedance, anti-noise
measures must be considered including use of shortened
wiring distance and shield wire.
Voltage regulating circuit
Amplified voltage generated at VOUT outputs liquid crystal drive voltage V5 through the voltage regulation circuit.V5
voltage can be obtained from the expression 1 below by adjusting the resistors Ra and Rb within the range of
V5<VOUT.calculated by the following formula:
V5 = (1 +
Rb
) VREG
.............................. 1
Ra
R1
Ra
R2
VR
V0
VDD
VREG
R3
Rb
+
-
V5
=
相关PDF资料 |
PDF描述 |
|---|---|
| SED1278FOD | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80 |
| SED1278F | 16 X 40 DOTS DOT MAT LCD DSPL CTLR, PQFP80 |
| SED1330FBA | DOT MAT LCD DSPL CTLR, PQFP60 |
| SED1330FBB | 640 X 256 DOTS DOT MAT LCD DSPL CTLR, PQFP60 |
| SED1335FOA | DOT MAT LCD DSPL CTLR, PQFP60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SED1278 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D | 制造商:EPSON 制造商全称:EPSON 功能描述:Dot Matrix LCD Controller Driver |
| SED1278D0A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
| SED1278D0C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CMOS DOT MATRIX LCD CONTROLLER DRIVER |
发布紧急采购，3分钟左右您将得到回复。