- 您现在的位置：买卖IC网 > PDF目录21886 > SFCF2048H2BU2TO-I-MS-517-STD (Swissbit NA Inc)FLASH SLC UDMA/MDMA/PIO 2GB PDF资料下载
参数资料
| 型号： | SFCF2048H2BU2TO-I-MS-517-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 13/102页 |
| 文件大小： | 0K |
| 描述： | FLASH SLC UDMA/MDMA/PIO 2GB |
| 标准包装： | 1 |
| 系列： | C-440 |
| 存储容量： | 2GB |
| 存储器类型： | CompactFlash? |
| 其它名称： | 1052-1094 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
Table 11: Signal Description
Signal Name
Dir.
Pin
Description
These address lines along with the – REG signal are used to select the following:
The I/O port address registers within the CompactFlash TM Storage Card, the
memory mapped port address registers within the CompactFlash TM Storage Card,
A10 to A0
(PC Card Memory Mode)
I
8,10,11,12,
14,15,16,17,
18,19,20
a byte in the card ’ s information structure and its configuration control and
status registers.
In PC-Card mode, 16 bit ATA register file accesses (i.e. both -CE1 and -CE2 low)
do not work if A0 is high. A simple test will show the C-400 compatibility to a
certain host. If the C-400 cards can be recognized (Identify Device and MBR
data is read out successfully), then this PC card issue will likely not affect the
operation in this host. (1)
A10 to A0
(PC Card I/O Mode)
A2 to A0
(True IDE Mode)
BVD1
(PC Card Memory Mode)
This signal is the same as the PC Card Memory Mode signal.
In True IDE Mode, only A[2:0] are used to select the one of eight registers in the
Task File, the remaining address lines should be grounded by the host.
This signal is asserted high, as BVD1 is not supported.
– STSCHG
(PC Card I/O Mode)
– PDIAG
(True IDE Mode)
BVD2
(PC Card Memory Mode)
– SPKR
(PC Card I/O Mode)
– DASP
(True IDE Mode)
D15-D0 (PC Card Memory
Mode)
D15-D0 (PC Card I/O Mode)
D15-D0 (True IDE Mode)
GND
(PC Card Memory Mode)
GND
(PC Card I/O Mode)
GND
(True IDE Mode)
– INPACK
(PC Card Memory Mode)
I/O
I/O
I/O
46
45
31, 30, 29,
28, 27, 49,
48, 47, 6,
5, 4, 3, 2,
23, 22, 21
1, 50
This signal is asserted low to alert the host to changes in the READY and Write
Protect states, while the I/O interface is configured. Its use is controlled by the
Card Config and Status Register.
In the True IDE Mode, this input / output is the Pass Diagnostic signal in the
Master / Slave handshake protocol.
This signal is asserted high, as BVD2 is not supported.
This line is the Binary Audio output from the card. If the Card does not support
the Binary Audio function, this line should be held negated.
In the True IDE Mode, this input/output is the Disk Active/Slave Present signal in
the Master/Slave handshake protocol.
These lines carry the Data, Commands and Status information between the host
and the controller. D0 is the LSB of the Even Byte of the Word. D8 is the LSB of
the Odd Byte of the Word.
This signal is the same as the PC Card Memory Mode signal.
In True IDE Mode, all Task File operations occur in byte mode on the low order
bus D[7:0] while all data transfers are 16 bit using D[15:0].
Ground.
Same for all modes.
Same for all modes.
This signal is not used in this mode.
The Input Acknowledge signal is asserted by the CompactFlash TM Storage Card
– INPACK
(PC Card I/O Mode)
when the card is selected and responding to an I/O read cycle at the address
that is on the address bus. This signal is used by the host to control the enable
of any input data buffers between the CompactFlash TM Storage Card and the
CPU.
This signal is a DMA Request that is used for DMA data transfers between host
and device. It shall be asserted by the device when it is ready to transfer data
to or from the host. For Multiword DMA transfers, the direction of data transfer
DMARQ
(True IDE Mode)
O
43
is controlled by – IORD and – IOWR. This signal is used in a handshake manner
with – DMACK, i.e., the device shall wait until the host asserts – DMACK before
negating DMARQ, and reasserting DMARQ if there is more data to transfer.
DMARQ shall not be driven when the device is not selected.
While a DMA operation is in progress, -CS0 and – CS1 shall be held negated and
the width of the transfers shall be 16 bits.
If there is no hardware support for DMA mode in the host, this output signal is
not used and should not be connected at the host. In this case, the BIOS must
report that DMA mode is not supported by the host so that device drivers will
not attempt DMA mode.
A host that does not support DMA mode and implements both PC card and
True-IDE modes of operation need not alter the PC card mode connections
while in True-IDE mode as long as this does not prevent proper operation in
any mode.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-440_data_sheet_CF-HxBU_Rev100.doc
Page 13 of 102
相关PDF资料 |
PDF描述 |
|---|---|
| MLEAWT-A1-0000-0004E5 | LED XLAMP NEUTRAL WHIT 4000K SMD |
| TSL13T | IC SENSOR LIGHT-VOLT 4-SMD |
| TSL12S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| TSL14S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| MLEAWT-A1-0000-0004A2 | LED XLAMP ML-E WHITE SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFCF2048H2BU2TO-I-MS-527-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-C-QT-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-I-QT-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
| SFCF2048H4BK2SA-C-DS-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH SLC UDMA/MDMA/PIO 2G |
| SFCF2048H4BK2SA-I-DS-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
发布紧急采购，3分钟左右您将得到回复。