- 您现在的位置：买卖IC网 > PDF目录21886 > SFCF2048H2BU2TO-I-MS-517-STD (Swissbit NA Inc)FLASH SLC UDMA/MDMA/PIO 2GB PDF资料下载
参数资料
| 型号： | SFCF2048H2BU2TO-I-MS-517-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 29/102页 |
| 文件大小： | 0K |
| 描述： | FLASH SLC UDMA/MDMA/PIO 2GB |
| 标准包装： | 1 |
| 系列： | C-440 |
| 存储容量： | 2GB |
| 存储器类型： | CompactFlash? |
| 其它名称： | 1052-1094 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
Table 27 : Ultra DMA Data Burst Timing Descriptions
Name Comment
t 2CYCTYP Typical sustained average two cycle time
Notes
t CYC
t 2CYC
Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE edge)
Two cycle time allowing for clock variations (from rising edge to next rising edge or from
falling edge to next falling edge of STROBE)
t DS
t DH
t DVS
t DVH
t CS
t CH
t CVS
t CVH
t ZFS
T DZFS
T FS
t LI
t MLI
t UI
t AZ
t ZAH
t ZAD
t ENV
t RFS
t RP
t IORDYZ
t ZIORDY
t ACK
t SS
Data setup time at recipient (from data valid until STROBE edge)
Data hold time at recipient (from STROBE edge until data may become invalid)
Data valid setup time at sender (from data valid until STROBE edge)
Data valid hold time at sender (from STROBE edge until data may become invalid)
CRC word setup time at device
CRC word hold time device
CRC word valid setup time at host (from CRC valid until – DMACK negation)
CRC word valid hold time at sender (from – DMACK negation until CRC may become invalid)
Time from STROBE output released-to-driving until the first transition of critical timing.
Time from data output released-to-driving until the first transition of critical timing.
First STROBE time (for device to first negate DSTROBE from STOP during a data in burst)
Limited interlock time
Interlock time with minimum
Unlimited interlock time
Maximum time allowed for output drivers to release (from asserted or negated)
Minimum delay time required for output
drivers to assert or negate (from released)
Envelope time (from – DMACK to STOP and – HDMARDY during data in burst initiation and
from DMACK to STOP during data out burst initiation)
Ready-to-final-STROBE time (no STROBE edges shall be sent this long after negation of
-DMARDY)
Ready-to-pause time (that recipient shall wait to pause after negating – DMARDY)
Maximum time before releasing IORDY
Minimum time before driving IORDY
Setup and hold times for – DMACK (before assertion or negation)
Time from STROBE edge to negation of DMARQ or assertion of STOP (when sender terminates
2, 5
2, 5
3
3
2
2
3
3
1
1
1
4
a burst)
Notes:
1.
2.
The parameters t UI , t MLI (in Figure 13: Ultra DMA Data-In Burst Device Termination Timing and Figure 14:
Ultra DMA Data-In Burst Host Termination Timing), and t LI indicate sender-to-recipient or recipient-to-
sender interlocks, i.e., one agent (either sender or recipient) is waiting for the other agent to respond
with a signal before proceeding. T UI is an unlimited interlock that has no maximum time value. T MLI is a
limited time-out that has a defined minimum. T LI is a limited time-out that has a defined maximum.
80-conductor cabling shall be required in order to meet setup (t DS , t CS ) and hold (t DH , t CH ) times in modes
greater than 2.
3. Timing for t DVS , t DVH , t CVS and t CVH shall be met for lumped capacitive loads of 15 and 40 pF at the connector
where the Data and STROBE signals have the same capacitive load value. Due to reflections on the cable,
these timing measurements are not valid in a normally functioning system.
4. For all modes the parameter t ZIORDY may be greater than t ENV due to the fact that the host has a pull-up on
IORDY- giving it a known state when released.
5. The parameters t DS , and t DH for mode 5 are defined for a recipient at the end of the cable only in a
configuration with a single device located at the end of the cable. This could result in the minimum
values for t DS and t DH for mode 5 at the middle connector being 3.0 and 3.9 ns respectively.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-440_data_sheet_CF-HxBU_Rev100.doc
Page 29 of 102
相关PDF资料 |
PDF描述 |
|---|---|
| MLEAWT-A1-0000-0004E5 | LED XLAMP NEUTRAL WHIT 4000K SMD |
| TSL13T | IC SENSOR LIGHT-VOLT 4-SMD |
| TSL12S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| TSL14S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| MLEAWT-A1-0000-0004A2 | LED XLAMP ML-E WHITE SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFCF2048H2BU2TO-I-MS-527-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-C-QT-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-I-QT-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
| SFCF2048H4BK2SA-C-DS-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH SLC UDMA/MDMA/PIO 2G |
| SFCF2048H4BK2SA-I-DS-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
发布紧急采购，3分钟左右您将得到回复。