- 您现在的位置：买卖IC网 > PDF目录21886 > SFCF2048H2BU2TO-I-MS-517-STD (Swissbit NA Inc)FLASH SLC UDMA/MDMA/PIO 2GB PDF资料下载
参数资料
| 型号： | SFCF2048H2BU2TO-I-MS-517-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 38/102页 |
| 文件大小： | 0K |
| 描述： | FLASH SLC UDMA/MDMA/PIO 2GB |
| 标准包装： | 1 |
| 系列： | C-440 |
| 存储容量： | 2GB |
| 存储器类型： | CompactFlash? |
| 其它名称： | 1052-1094 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
Figure 17: Ultra DMA Data-Out Burst Device Pause Timing
Notes:
1.
2.
The device may negate DMARQ to request termination of the Ultra DMA burst no sooner than t RP after
-DDMARDY is negated.
After negating – DDMARDY, the device may receive zero, one, two, or three more data words from the host.
6.5.4.4.9 Device Terminating an Ultra DMA Data-Out Burst
The device terminates an Ultra DMA Data-Out burst by following the steps lettered below. The timing diagram for
the operation is shown in Figure 18: Ultra DMA Data-Out Burst Device Termination Timing. The timing parameters
are specified in Table 26: Ultra DMA Data Burst Timing Requirements and are described in Table 27: Ultra DMA Data
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
a) The device shall not initiate Ultra DMA burst termination until at least one data word of an Ultra DMA
burst has been transferred.
b) The device shall initiate Ultra DMA burst termination by negating – DDMARDY.
c) The host shall stop generating an HSTROBE edges within t RFS of the device negating – DDMARDY.
d) If the device negates – DDMARDY within t SR after the host has generated an HSTROBE edge, then the device
shall be prepared to receive zero or one additional data words. If the device negates – DDMARDY greater
than t SR after the host has generated an HSTROBE edge, then the device shall be prepared to receive zero,
one or two additional data words. The additional data words are a result of cable round trip delay and
tRFS timing for the host.
e) The device shall negate DMARQ no sooner than t RP after negating – DDMARDY. The device shall not assert
DMARQ again until after the Ultra DMA burst is terminated.
f)
The host shall assert STOP within t LI after the device has negated DMARQ. The host shall not negate STOP
again until after the Ultra DMA burst is terminated.
g) If HSTROBE is negated, the host shall assert HSTROBE within tLI after the device has negated DMARQ. No
data shall be transferred during this assertion. The device shall ignore this transition of HSTROBE. HSTROBE
shall remain asserted until the Ultra DMA burst is terminated.
h) The host shall place the result of its CRC calculation on D[15:0] (see 6.5.4.5 ).
i)
j)
The host shall negate – DMACK no sooner than t MLI after the host has asserted HSTROBE and STOP and the
device has negated DMARQ and – DDMARDY, and no sooner than t DVS after placing the result of its CRC
calculation on D[15:00].
The device shall latch the host’s CRC data from D [15:00] on the negating edge of – DMACK.
k) The device shall compare the CRC data received from the host with the results of its own CRC calculation. If
a miscompare error occurs during one or more Ultra DMA bursts for any one command.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-440_data_sheet_CF-HxBU_Rev100.doc
Page 38 of 102
相关PDF资料 |
PDF描述 |
|---|---|
| MLEAWT-A1-0000-0004E5 | LED XLAMP NEUTRAL WHIT 4000K SMD |
| TSL13T | IC SENSOR LIGHT-VOLT 4-SMD |
| TSL12S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| TSL14S-LF | IC SENSOR LIGHT-VOLT SIDELOOKER |
| MLEAWT-A1-0000-0004A2 | LED XLAMP ML-E WHITE SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFCF2048H2BU2TO-I-MS-527-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-C-QT-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFCF2048H4BK1SA-I-QT-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
| SFCF2048H4BK2SA-C-DS-553-SMA | 制造商:SWISSBIT NA INC 功能描述:FLASH SLC UDMA/MDMA/PIO 2G |
| SFCF2048H4BK2SA-I-DS-553-SMA | 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是 类别:存储卡，模块 >> 存储器，PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD? |
发布紧急采购，3分钟左右您将得到回复。