参数资料
型号: SI3011-F-FS
厂商: Silicon Laboratories Inc
文件页数: 57/128页
文件大小: 0K
描述: IC VOICE DAA GCI/PCM/SPI 16SOIC
标准包装: 48
系列: ISOcap™
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
供应商设备封装: 16-SOIC N
包装: 管件
Si3050 + Si3011/18/19
34
Rev. 1.5
5.19. Ring Validation
Ring validation prevents false triggering of a ring
detection by validating the ring parameters. Invalid
signals, such as a line-voltage change when a parallel
handset goes off-hook, pulse dialing, or a high-voltage
line test are ignored. Ring validation can be enabled
during normal operation and in low-power sleep mode
when a valid external PCLK signal is supplied.
The ring validation circuit operates by calculating the
time between alternating crossings of positive and
negative ring thresholds to validate that the ring
frequency is within tolerance. High and low frequency
tolerances are programmable in the RAS[5:0] and
RMX[5:0] fields. The RCC[2:0] bits define how long the
ring signal must be within tolerance.
Once the duration of the ring frequency is validated by
the RCC bits, the circuitry stops checking for frequency
tolerance and begins checking for the end of the ring
signal, which is defined by a lack of additional threshold
crossings for a period of time configured by the
RTO[3:0] bits. When the ring frequency is first validated,
a timer defined by the RDLY[2:0] bits is started. If the
RDLY[2:0] timer expires before the ring timeout, then
the ring is validated and a valid ring is indicated. If the
ring timeout expires before the RDLY[2:0] timer, a valid
ring is not indicated.
Ring validation requires the following five parameters:
Timeout parameter to place a lower limit on the
frequency of the ring signal (the RAS[5:0] bits in
Register 24). The frequency is measured by
calculating the time between crossings of positive
and negative ring thresholds.
Minimum count to place an upper limit on the
frequency (the RMX[5:0] bits in Register 22).
Time interval over which the ring signal must be the
correct frequency (the RCC[2:0] bits in Register 23).
Timeout period that defines when the ring pulse has
ended based on the most recent ring threshold
crossing.
Delay period between when the ring signal is
validated and when a valid ring signal is indicated to
accommodate distinctive ringing.
The RNGV bit (Register 24, bit 7) enables or disables
the ring validation feature in both normal operating
mode and low-power sleep mode.
Ring validation affects the behavior of the RDT status
bit, the RDTI interrupt, the INT pin, and the RGDT pin.
1. When ring validation is enabled, the status bit seen
in the RDT read-only bit (r5.2), represents the
detected envelope of the ring. The ring validation
parameters are configurable so that this envelope
may remain high throughout a distinctive-ring
sequence.
2. The RDTI interrupt fires when a validated ring
occurs. If RDI is zero (default), the interrupt occurs
on the rising edge of RDT. If RDI is set, the interrupt
occurs on both rising and falling edges of RDT.
3. The INT pin follows the RDTI bit with configurable
polarity.
4. The RGDT pin can be configured to follow the
ringing signal envelope detected by the ring
validation circuit by setting RFWE to 0. If RFWE is
set to 1, the RGDT pin follows an unqualified ring
detect one-shot signal initiated by a ring-threshold
crossing and terminated by a fixed counter timeout
of approximately 5 seconds. (This information is
shown in Register 18).
5.20. Ringer Impedance and Threshold
The ring detector in a typical DAA is ac coupled to the
line with a large 1
F, 250 V decoupling capacitor. The
ring detector on the Si3011/18/19 is resistively coupled
to the line. This coupling produces a high ringer
impedance to the line of approximately 20 M
to meet
the majority of country PTT specifications including FCC
and TBR21.
Several countries including Poland, South Africa, and
Slovenia require a maximum ringer impedance that can
be met with an internally-synthesized impedance by
setting the RZ bit (Register 16). Certain countries also
specify ringer thresholds differently. The RT and RT2
bits (Register 16 and Register 17, respectively) select
between three different ringer thresholds: 15 V ±10%,
21 V ±10%, and 45 V ±10%. These three settings
enable
satisfaction
of
global
ringer
threshold
requirements. Thresholds are set so that a ring signal is
guaranteed to not be detected below the minimum, and
a ring signal is guaranteed to be detected above the
maximum.
5.21. Pulse Dialing and Spark Quenching
Pulse dialing is accomplished by going off- and on-hook
to generate make and break pulses. The nominal rate is
10 pulses per second. Some countries have strict
specifications for pulse fidelity including make and
break times, make resistance, and rise and fall times. In
a traditional, solid-state dc holding circuit, there are a
number of issues in meeting these requirements.
The Si3050 dc holding circuit has active control of the
on- and off-hook transients to maintain pulse dialing
fidelity.
Spark quenching requirements in countries, such as
Italy, the Netherlands, South Africa, and Australia, deal
相关PDF资料
PDF描述
SI3012-KS IC LINE-SIDE DAA 16SOIC
SI3019-F-FS IC LINE-SIDE DAA 16SOIC
SI3019-F-GM IC VOICE GLOBAL DAA PROGR 20QFN
SI3063-F-FS IC DAA ENH GLOB LINE-SIDE 16SOIC
SI3066-B-FS IC DAA ENH FCC LINE-SIDE 8SOIC
相关代理商/技术参数
参数描述
SI3011-F-FSR 功能描述:电信线路管理 IC Si3050 FCC/TBR21 Voice DAA Line-Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
Si3011-F-FT 功能描述:电信语音调制 IC Si3050 FCC/TBR21 Voice DAA Line-Side RoHS:否 制造商:Epson Electronics America 产品: 应用:Voice Guidance product 封装 / 箱体:PQFP-52 电源电压-最大:3.6 V, 5.5 V 最大工作温度: 最小工作温度: 封装:
SI3011-F-FTR 制造商:Silicon Laboratories Inc 功能描述:SI3050 FCC/TBR21 VOICE DAA LINE-SIDE - LEAD-FREE - Tape and Reel
SI3011-F-GM 制造商:SILABS 制造商全称:SILABS 功能描述:PROGRAMMABLE VOICE DAA SOLUTIONS
SI3011-F-GS 制造商:SILABS 制造商全称:SILABS 功能描述:PROGRAMMABLE VOICE DAA SOLUTIONS