参数资料
型号: SI3056-D-FS
厂商: Silicon Laboratories Inc
文件页数: 24/94页
文件大小: 0K
描述: IC SYSTEM-SIDE DAA 16SOIC
标准包装: 48
数据格式: V.92
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
供应商设备封装: 16-SOIC N
包装: 管件
Si3056
Si3018/19/10
30
Rev. 1.05
while the RNG1-RNG2 voltage is between the
thresholds. When the ring becomes positive, DTX
transitions to +32767. When the ring signal goes near 0,
DTX remains near 1228. As the ring becomes negative,
the DTX transitions to –32768. This repeats in cadence
with the ring signal.
To observe the ring signal on DTX, watch the MSB of
the data. The MSB toggles at the same frequency as
the ring signal independent of the ring detector mode.
This method is adequate for determining the ring
frequency.
5.15. Ring Validation
This feature prevents false triggering of a ring detection
by validating the ring frequency. Invalid signals, such as
a line voltage change when a parallel handset goes off-
hook, pulse dialing, or a high-voltage line test are
ignored. Ring validation can be enabled during normal
operation and in low power sleep mode. The external
MCLK signal is required in low power sleep mode for
ring validation.
The ring validation circuit operates by calculating the
time between alternating crossings of positive and
negative ring thresholds to validate that the ring
frequency is within tolerance. High and low frequency
tolerances are programmable in the RAS[5:0] and
RMX[5:0] fields. The RCC[2:0] bits define how long the
ring signal must be within tolerance.
Once the duration of the ring frequency is validated by
the RCC bits, the circuitry stops checking for frequency
tolerance and begins checking for the end of the ring
signal, which is defined by a lack of additional threshold
crossings for a period of time configured by the
RTO[3:0] bits. When the ring frequency is first validated,
a timer defined by the RDLY[2:0] bits is started. If the
RDLY[2:0] timer expires before the ring timeout, then
the ring is validated and a valid ring is indicated. If the
ring timeout expires before the RDLY[2:0] timer, a valid
ring is not indicated.
Ring validation requires five parameters:
Timeout parameter to place a lower limit on the
frequency of the ring signal on the RAS[5:0] bits
(Register 24). This is measured by calculating the
time between crossings of positive and negative ring
thresholds.
Minimum count to place an upper limit on the
frequency on the RMX[5:0] bits (Register 22).
Time interval over which the ring signal must be the
correct frequency on the RCC[2:0] bits (Register 23).
Timeout period that defines when the ring pulse has
ended based on the most recent ring threshold
crossing.
Delay period between when the ring signal is
validated and when a valid ring signal is indicated to
accommodate distinctive ringing.
The RNGV bit (Register 24, bit 7) enables or disables
the ring validation feature in normal operating mode and
low-power sleep mode.
Ring validation affects the behavior of the RDT status
bit, the RDTI interrupt, the INT pin, and the RGDT pin.
1. When ring validation is enabled, the status bit seen
in the RDT read-only bit (r5.2), represents the
detected envelope of the ring. The ring validation
parameters are configurable so that this envelope
may remain high throughout a distinctive-ring
sequence.
2. The RDTI interrupt fires when a validated ring
occurs. If RDI is zero (default), the interrupt occurs
on the rising edge of RDT. If RDI is set, the interrupt
occurs on both rising and falling edges of RDT.
3. The INT pin follows the RDTI bit with configurable
polarity.
The RGDT pin can be configured to follow the ringing
signal envelope detected by the ring validation circuit by
setting RFWE to 0. If RFWE is set to 1, the RGDT pin
follows an unqualified ring detect one-shot signal
initiated by a ring-threshold crossing and terminated by
a fixed counter timeout of approximately 5 seconds.
(This information is shown in Register 18).
5.16. Ringer Impedance and Threshold
The ring detector in many DAAs is ac coupled to the line
with a large 1 F, 250 V decoupling capacitor. The ring
detector on the Si3056 is resistively coupled to the line.
This produces a high ringer impedance to the line of
approximately 20 M
to meet the majority of country
PTT specifications, including FCC and TBR21.
Several countries including Poland, and South Africa,
may require a maximum ringer impedance that can be
met with an internally synthesized impedance by setting
the RZ bit (Register 16, bit 1).
Some
countries
also
specify
ringer
thresholds
differently. The RT bit (Register 16, bit 0) selects
between two different ringer thresholds: 15 V ±10% and
21.5 V ±10%. These two settings satisfy ringer
threshold requirements worldwide. The thresholds are
set so that a ring signal is guaranteed to not be detected
below the minimum, and a ring signal is guaranteed to
be detected above the maximum.
相关PDF资料
PDF描述
PIC16C71/JW IC MCU EPROM 1KX14 A/D 18CDIP
SI3018-F-FS-R IC ISOMODEM LINE-SIDE DAA 16SOIC
VE-2N3-IX-F4 CONVERTER MOD DC/DC 24V 75W
VE-2N3-IX-F3 CONVERTER MOD DC/DC 24V 75W
DS2251T-64-16# IC MCU 64KB 16MHZ 72-SIMM
相关代理商/技术参数
参数描述
SI3056-D-FSR 功能描述:电信线路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI3056-D-ZS3R 制造商:Silicon Laboratories Inc 功能描述:MODEM CHIP CHIPSET 56KBPS - Tape and Reel
SI3056-F-FS 制造商:Silicon Laboratories Inc 功能描述:
SI3056-FS 功能描述:IC SYSTEM-SIDE DAA 16SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 调制解调器 - IC 和模块 系列:- 标准包装:25 系列:- 数据格式:V.21,V.22,V.23,V.29,V.32,V.34,V.90,V.92,Bell 103,Bell 212A 波特率:33.6k 电源电压:3.3V 安装类型:- 封装/外壳:- 供应商设备封装:- 包装:托盘 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名称:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574
SI3056-FSR 制造商:Silicon Laboratories Inc 功能描述:SI3056 DAA SYSTEM-SIDE, SSI INTERFACE - LEAD-FREE SOIC 0 TO - Tape and Reel