- 您现在的位置：买卖IC网 > PDF目录10910 > SI3056-D-FS (Silicon Laboratories Inc)IC SYSTEM-SIDE DAA 16SOIC PDF资料下载
参数资料
| 型号： | SI3056-D-FS |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 33/94页 |
| 文件大小： | 0K |
| 描述： | IC SYSTEM-SIDE DAA 16SOIC |
| 标准包装： | 48 |
| 数据格式： | V.92 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC N |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Si3056
Si3018/19/10
Rev. 1.05
39
SRC[3:0] bits (Register 7, bits 3:0) must be
programmed with the proper sample rate value before
the sampled line data is valid. The SCLK pin of the
slave is a no connect in this configuration.
The delay between FSYNC input and delayed frame
sync output (RGDT/FSD/M1) is 16 SCLK periods. The
RGDT/FSD/M1 output has a waveform identical to the
FSYNC signal in serial mode 0. In addition, the LSB of
SDO is set to 0 by default for all devices in serial
mode 2.
5.28. Power Management
The Si3056 supports four basic power management
operation modes. The modes are normal operation,
reset operation, sleep mode, and full powerdown mode.
PDN and PDL bits (Register 6) control the power
management modes.
On powerup, or following a reset, the Si3056 is in reset
operation. The PDL bit is set, and the PDN bit is
cleared. The Si3056 is operational, except for the
isolation link. No communication between the Si3056
and line-side device can occur during reset operation.
Bits associated with the line-side device are not valid in
this mode.
In typical applications, the DAA will predominantly be
operated in normal mode. In this mode, the PDL and
PDN bits are cleared. The Si3056 is operational and the
isolation link is passing information between the Si3056
and the line-side device.
The Si3056 supports a low-power sleep mode to
support ring validation and wake-on-ring features. The
clock generator registers 7, 8, and 9 must be
programmed with valid, non-zero values and the PDL
bit must be clear before enabling sleep mode. The PDN
bit must then be set. When the Si3056 is in sleep mode
the MCLK signal must remain active. In low-power
sleep mode with MCLK active, the Si3056 is non-
functional except for the isolation link and the RGDT
signal. To take the Si3056 out of sleep mode, pulse the
reset pin (RESET) low.
In summary, the powerdown/up sequence for sleep
mode is as follows:
1. Ensure that Registers 7, 8, and 9 have valid non-
zero values, and ensure the PDL bit (Register 6, bit
4) is cleared.
2. Set the PDN bit (Register 6, bit 3).
3. The device is now in sleep mode. MCLK must stay
active.
4. To exit sleep mode, reset the Si3056 by pulsing the
RESET pin.
5. Program registers to desired settings.
The Si3056 also supports an additional powerdown
mode. When both the PDN (Register 6, bit 3) and PDL
(Register 6, bit 4) bits are set, the chipset enters a
complete powerdown mode and draws negligible
current (deep sleep mode). Turn off the PLL2 before
entering deep sleep mode (i.e., set Register 9 to 0 and
then Register 6 to 0x18). In this mode, the Si3056 is
non-functional. Normal operation is restored by the
same process for taking the DAA out of sleep mode.
5.29. Calibration
The Si3056 initiates two auto-calibrations by default
when the device goes off-hook or experiences a loss in
line power. A 17 ms resistor calibration is performed to
allow circuitry internal to the DAA to adjust to the exact
line conditions present at that time. This resistor
calibration can be disabled by setting the RCALD bit
(Register 25, bit 5). A 256 ms ADC calibration is also
performed to remove offsets that might be present in the
on-chip A/D converter which could affect the A/D
dynamic range. The ADC auto-calibration is initiated
after the DAA dc termination stabilizes, and the resistor
calibration completes. Because large variations in line
conditions and line card behavior exist, it could be
beneficial to use manual calibration instead of auto-
calibration.
Execute manual ADC calibration as close as possible to
256 ms before valid transmit/receive data is expected.
Take the following steps to implement manual ADC
calibration:
1. The CALD (auto-calibration disable—Register 17) bit
must be set to 1.
2. The MCAL (manual calibration) bit must be toggled
to 1 and then 0 to begin and complete the
calibration.
3. The calibration is completed in 256 ms.
5.30. In-Circuit Testing
With the Si3056’s advanced design the designer can
determine system functionality during production line
tests, and during support for end-user diagnostics. Four
loopback modes allow thorough coverage of system
components. Four of the test modes require a line-side
power source. Although a standard phone line can be
used, the test circuit in Figure 1 on page 6 is adequate.
In addition, an off-hook sequence must be performed to
connect the power source to the line-side device.
For the start-up loopback test mode, line-side power is
not necessary and no off-hook sequence is required.
The start-up test mode is enabled by default. When the
PDL bit (Register 6, bit 4) is set (the default case), the
line-side is in a powerdown mode and the DSP-side is
in a digital loop-back mode. Data received on SDI
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16C71/JW | IC MCU EPROM 1KX14 A/D 18CDIP |
| SI3018-F-FS-R | IC ISOMODEM LINE-SIDE DAA 16SOIC |
| VE-2N3-IX-F4 | CONVERTER MOD DC/DC 24V 75W |
| VE-2N3-IX-F3 | CONVERTER MOD DC/DC 24V 75W |
| DS2251T-64-16# | IC MCU 64KB 16MHZ 72-SIMM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI3056-D-FSR | 功能描述:电信线路管理 IC Si3056 DAA System Side SSI Interface RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3056-D-ZS3R | 制造商:Silicon Laboratories Inc 功能描述:MODEM CHIP CHIPSET 56KBPS - Tape and Reel |
| SI3056-F-FS | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3056-FS | 功能描述:IC SYSTEM-SIDE DAA 16SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 调制解调器 - IC 和模块 系列:- 标准包装:25 系列:- 数据格式:V.21，V.22，V.23，V.29，V.32，V.34，V.90，V.92，Bell 103，Bell 212A 波特率:33.6k 电源电压:3.3V 安装类型:- 封装/外壳:- 供应商设备封装:- 包装:托盘 配用:591-1013-ND - KIT DEV SOCKETMODEM PARALLEL591-1009-ND - KIT DEV SRL SOCKETMODEM UNIVERSL 其它名称:MT5656SMI-P-V-34.R2-SPMT5656SMI-P-V-34.R2-SP-NDQ4711574 |
| SI3056-FSR | 制造商:Silicon Laboratories Inc 功能描述:SI3056 DAA SYSTEM-SIDE, SSI INTERFACE - LEAD-FREE SOIC 0 TO - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。