- 您现在的位置：买卖IC网 > PDF目录18712 > SI4126M-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI4126 PDF资料下载
参数资料
| 型号： | SI4126M-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 8/34页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR SI4126 |
| 标准包装： | 1 |
| 类型： | 合成器 |
| 适用于相关产品： | SI4126 |
| 已供物品： | 板，CD |
| 其它名称： | 336-1112 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Si4136/Si4126
16
Rev. 1.41
2. Functional Description
The Si4136 is a monolithic integrated circuit that
performs IF and dual-band RF synthesis for many
wireless communications applications. This integrated
circuit (IC), along with a minimum number of external
components, is all that is necessary to implement the
frequency synthesis function in applications like W-LAN
using the IEEE 802.11 standard.
The Si4136 has three complete phase-locked loops
(PLLs), with integrated voltage-controlled oscillators
(VCOs). The low phase noise of the VCOs makes the
Si4136
suitable
for
use
in
demanding
wireless
communications applications. Also integrated are phase
detectors, loop filters, and reference and output
frequency dividers. The IC is programmed through a
three-wire serial interface.
Two PLLs are provided for RF synthesis. These RF
PLLs are multiplexed so that only one PLL is active at a
given time (as determined by the setting of an internal
register). The active PLL is the last one written. The
center frequency of the VCO in each PLL is set by the
internal bond wire inductance within the package.
Inaccuracies in these inductances are compensated for
by the self-tuning algorithm. The algorithm is run
following power-up or following a change in the
programmed output frequency.
The RF PLLs contain a divide-by-2 circuit before the N-
divider. As a result, the phase detector frequency (f
) is
equal to half the desired channel spacing. For example,
for a 200 kHz channel spacing, f
would equal 100 kHz.
The IF PLL does not contain the divide-by-2 circuit
before the N-divider. In this case, f
is equal to the
desired channel spacing. Each RF VCO is optimized for
a particular frequency range. The RF1 VCO is
optimized to operate from 2.3 GHz to 2.5 GHz, while the
RF2 VCO is optimized to operate between 2.025 GHz
and 2.3 GHz.
One PLL is provided for IF synthesis. The center
frequency of this circuit’s VCO is set by an external
inductance. The PLL can adjust the IF output frequency
by ±5% of the VCO center frequency. Inaccuracies in
the value of the external inductance are compensated
for by the Si4136’s proprietary self-tuning algorithm.
This algorithm is initiated each time the PLL is powered-
up (by either the PWDN pin or by software) and/or each
time a new output frequency is programmed. The IF
VCO can have its center frequency set as low as
526 MHz and as high as 952 MHz. An IF output divider
is provided to divide down the IF output frequencies, if
needed. The divider is programmable, capable of
dividing by 1, 2, 4, or 8.
In order to accommodate designs running at XIN
frequencies greater than 25 MHz, the Si4136 includes a
programmable
divide-by-2
option
(XINDIV2
in
Register 0, D6) on the XIN input. By enabling this
option, the Si4136 can accept a range of TCXO
frequencies from 25 MHz to 50 MHz. This feature
makes the Si4136 ideal for W-LAN radio designs
operating at an XIN of 44 MHz.
The unique PLL architecture used in the Si4136
produces settling (lock) times that are comparable in
speed to fractional-N architectures without suffering the
high phase noise or spurious modulation effects often
associated with those designs.
2.1. Serial Interface
A timing diagram for the serial interface is shown in
Figure 2 on page 7. Figure 3 on page 7 shows the
format of the serial word.
The Si4136 is programmed serially with 22-bit words
comprised of 18-bit data fields and 4-bit address fields.
When the serial interface is enabled (i.e., when SEN is
low) data and address bits on the SDATA pin are
clocked into an internal shift register on the rising edge
of SCLK. Data in the shift register is then transferred on
the rising edge of SEN into the internal data register
addressed in the address field. The serial interface is
disabled when SEN is high.
Table 11 on page 21 summarizes the data register
functions and addresses. It is not necessary (although it
is permissible) to clock into the internal shift register any
leading bits that are “don’t cares.”
2.2. Setting the IF VCO Center Frequencies
The IF PLL can adjust its output frequency ±5% from
the center frequency as established by the value of an
external inductance connected to the VCO. The RF1
and RF2 PLLs have fixed operating ranges due to the
inductance set by the internal bond wires. Each center
frequency is established by the value of the total
inductance (internal and/or external) connected to the
respective VCO. Manufacturing tolerance of ±10% for
the external inductor is acceptable for the IF VCO. The
Si4136 will compensate for inaccuracies by executing a
self-tuning
algorithm
following
PLL
power-up
or
following
a
change
in
the
programmed
output
frequency.
Because the total tank inductance is in the low nH
range, the inductance of the package needs to be
considered
in
determining
the
correct
external
inductance. The total inductance (LTOT) presented to
the IF VCO is the sum of the external inductance (LEXT)
and the package inductance (LPKG). The IF VCO has a
nominal capacitance (CNOM) in parallel with the total
inductance, and the center frequency is as follows:
相关PDF资料 |
PDF描述 |
|---|---|
| SI4123M-EVB | BOARD EVALUATION FOR SI4123 |
| GLAA01B | SWITCH TOP PLUNGER SNAP SPDT |
| SI4122M-EVB | BOARD EVALUATION FOR SI4122 |
| SI4113M-EVB | BOARD EVALUATION FOR SI4113 |
| GLAA01A | SWITCH SIDE-ROTRY SNAP SPDT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI4128DY | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:N-Channel 30-V (D-S) MOSFET |
| Si4128DY-T1-E3 | 功能描述:MOSFET 30V 10.9A 5.0W 24mohm @ 10V RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| SI4128DY-T1-GE3 | 功能描述:MOSFET 30V 10.9A 5.0W RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| SI412K | 制造商:Thomas & Betts 功能描述:SPLICE AUTO SEIZE |
| SI412K3 | 制造商:Thomas & Betts 功能描述:TWO PIECE SPLICE 412P3 AUTO SEIZE |
发布紧急采购，3分钟左右您将得到回复。