- 您现在的位置：买卖IC网 > PDF目录9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF资料下载
参数资料
| 型号： | SI5100-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 14/40页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 标准包装： | 119 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 195-LBGA |
| 供应商设备封装： | 195-BGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Si5100
Rev. 1.5
21
9. Line Loopback
The Si5100 provides a line loopback mode that
establishes a loopback path from the high-speed
receive input to the high-speed transmit output. This
provides a mechanism for looping back the high-speed
clock and data recovered from RXDIN to the transmit
data output, TXDOUT, and clock, TXCLKOUT. This
mode is enabled when the LLBK input is set low.
Note: Setting both DLBK and LLBK low simultaneously is not
supported.
10. Bias Generation Circuitry
The Si5100 uses two external resistors, RXREXT and
TXREXT, to set internal bias currents for the receive
and transmit sections of the device, respectively. The
external resistors allow precise generation of bias
currents,
which
can
significantly
reduce
power
consumption. The bias generation circuitry requires two
3.09 k
(1%) resistors each connected between
RXREXT and GND and between TXREXT and GND.
11. Reference Clock
The Si5100 supports operation with one of two possible
reference clock sources. In the first configuration, an
external reference clock is connected to the REFCLK
input. The second configuration uses the parallel data
clock, TXCLK16IN, as the reference clock source. The
REFSEL input is used to select whether the REFCLK or
the TXCLK16IN input are used as the reference clock.
When REFCLK is selected as the reference clock
source (REFSEL = 1), two possible reference clock
frequencies
are
supported.
The
reference
clock
frequency provided on the REFCLK input can be either
1/16th or 1/32th the desired transceiver data rate. The
REFCLK frequency is selected using the REFRATE
input.
The TXCLK16IN clock frequency is equal to either 1/4th
or 1/16th the transceiver data rate depending on the
state of the MODE16 input. When TXCLK16IN is
selected as the reference clock source (REFSEL = 0),
the REFRATE input has no effect.
The CMU in the Si5100’s transmit section multiplies the
provided reference up to the serial transmit data rate.
When the CMU has achieved lock with the selected
reference, the TXLOL output is deasserted (driven
high).
The CDR in the receive section of the Si5100 uses the
selected reference clock to center the receiver PLL
frequency in order to speed lock acquisition. When the
receive CDR locks to the data input, the RXLOL signal
is deasserted (driven high).
12. Reset
The Si5100 is reset by holding the RESET pin low for at
least 1 s. When RESET is asserted, the input FIFO
pointers are reset and the digital control circuitry is
initialized.
When RESET transitions high to start normal operation,
the transmit CMU calibration is performed.
13. Transmit Differential Output
Circuitry
The Si5100 utilizes a current-mode logic (CML)
architecture to drive the high-speed serial output clock
and data on TXCLKOUT and TXDOUT. An example of
output termination with ac coupling is shown in Figure 9.
In applications with direct dc coupling, the 0.1
F
capacitors can be omitted. The differential peak-to-peak
voltage swing of the CML architecture is listed in
14. Internal Pullups and Pulldowns
On-chip 30 k
resistors are used to individually set the
LVTTL inputs if these inputs are left unconnected. The
specific default state of each input is enumerated in 17.
15. Power Supply Filtering
The transmitter-generated jitter is most sensitive to
power supply noise below its PLL loop-bandwidth
(BWSEL setting). The power supply noise of interest is
bounded between the SONET/SDH generated jitter
specification of 12 kHz (for 2.48832 Gbps) and the PLL
loop-bandwidth. Integrated supply noise from 1/10th the
SONET/SDH specification (1.2 kHz) to 10x the loop-
bandwidth should be suppressed to a level appropriate
for each design. Below the PLL loop-bandwidth, the
typical
generated
jitter
due
to
supply
noise
is
approximately 2.5 mUIpp per 1 mVrms; this parameter
can be used as a guideline for calculating the output
jitter and supply filtering requirements. The receiver
does not place additional power supply constraints
beyond those listed for the transmitter.
Please
contact
Silicon
Laboratories’
applications
engineering for recommendations on bypass capacitors
and their placement.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 类别:连接器，互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。