- 您现在的位置：买卖IC网 > PDF目录9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF资料下载
参数资料
| 型号： | SI5100-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 20/40页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 标准包装： | 119 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 195-LBGA |
| 供应商设备封装： | 195-BGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Si5100
Rev. 1.5
27
J12
LPTM
I
LVTTL
Loop Timed Operation.
When this input is set low, the recovered clock
from the receiver is divided down and used as
the reference source for the transmit CMU. The
narrowband setting for the DSPLL CMU is suffi-
cient to provide SONET compliant jitter genera-
tion and jitter transfer on the transmit data and
clock outputs (TXDOUT,TXCLKOUT). Set this
pin high for normal operation.
Note: This input has an internal pullup.
E3
LTR
I
LVTTL
Lock-to-Reference.
When the LTR input is set low, the receiver PLL
locks to the selected reference clock. This func-
tion can be used to force a stable output clock on
the RXCLK1 and RXCLK2 outputs when no valid
input data signal is applied to RXDIN.
When the LTR input is set high, the receiver PLL
locks to the RXDIN signal (normal operation).
Note: This input has an internal pullup.
G12
MODE16
I
LVTTL
MUX/DEMUX Mode.
This input configures the multiplexer/demulti-
plexer to operate with either 4-bit or 16-bit paral-
lel data words. When this input is set high, the
device is configured for 16-bit parallel word
transfers on RXDOUT[15:0] and TXDIN[15:0].
When this input is set low, the multiplexer/demul-
tiplier operates with 4-bit word transfers on RXD-
OUT[3:0] and TXDIN[3:0].
D4
PHASEADJ
I
Sampling Phase Adjust.
Applying an analog voltage to this pin allows
adjustment of the sampling phase across the
data eye. Tieing this input to VREF nominally
centers the sampling phase.
G14
H14
REFCLK+
REFCLK–
I
LVPECL
Differential Reference Clock.
This input is used as the Si5100 reference clock
when the REFSEL input is set high
(REFSEL = 1). The reference clock sets the
operating frequency of the Si5100 transmit
CMU, which is used to generate the high-speed
transmit clock TXCLKOUT. The reference clock
is also used by the Si5100 receiver CDR to cen-
ter the PLL during lock acquisition, and as a ref-
erence for determination of the receiver lock
status.
The REFCLK frequency is either 1/16th or
1/32nd of the serial data rate (nominally 155 or
78 MHz, respectively). The REFCLK frequency
is selected using the REFRATE input.
When REFSEL = 1, a valid reference clock must
be present.
Pin Number(s)
Name
I/O
Signal Level
Description
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 类别:连接器，互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。