- 您现在的位置：买卖IC网 > PDF目录9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF资料下载
参数资料
| 型号： | SI5100-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 21/40页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 标准包装： | 119 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 195-LBGA |
| 供应商设备封装： | 195-BGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Si5100
28
Rev. 1.5
H4
REFRATE
I
LVTTL
Reference Clock Rate Select.
The REFRATE input sets the frequency for the
REFCLK input. When REFRATE is set high, the
REFCLK frequency is 1/16th the serial data rate
(nominally 155 MHz). When REFRATE is set
low, the REFCLK frequency is 1/32nd the serial
data rate (nominally 78 MHz).
The REFRATE input has no effect when the
REFSEL input is set low.
Note: This input has an internal pullup.
L12
REFSEL
I
LVTTL
Reference Clock Selection.
This input selects the reference clock source to
be used by the Si5100 transmitter and receiver.
The reference clock sets the operating fre-
quency of the Si5100 transmit CMU, which is
used to generate the high-speed transmit clock
TXCLKOUT. The reference clock is also used by
the Si5100 receiver CDR to center the PLL dur-
ing lock acquisition, and as a reference for deter-
mination of the receiver lock status.
When REFSEL = 0, the low-speed data input
clock, TXCLK16IN, is used as the reference
clock. When REFSEL = 1, the reference clock
provided on REFCLK is used.
Note: This input has an internal pullup.
G4
RESET
I
LVTTL
Device Reset.
Forcing this input low for a at least 1
s causes a
device reset. For normal operation, this pin
should be held high.
Note: This input has an internal pullup.
C6–7, D3, K4,
L4, M8, M11
RSVD_GND
Reserved Tie to Ground.
Must be connected directly to GND for proper
operation.
C10
RXAMPMON
O
Analog
Receiver Amplitude Monitor.
The RXAMPMON output provides an analog
output signal that is proportional to the input
signal
amplitude.
See
Equation 1 for
the
relationship between the RXAMPMON output
and RXDIN input. This signal is active when
SLICEMODE is asserted.
A2
A3
RXCLK1+
RXCLK1–
OLVDS
Differential Receiver Clock Output 1.
The clock recovered from the signal present on
RXDIN is divided down to the parallel output
word rate and output on RXCLK1. In the
absence of data, a stable clock on RXCLK1 can
be maintained by asserting LTR.
Pin Number(s)
Name
I/O
Signal Level
Description
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 类别:连接器，互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。