- 您现在的位置：买卖IC网 > PDF目录9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF资料下载
参数资料
| 型号： | SI5100-H-GL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 19/40页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 标准包装： | 119 |
| 系列： | SiPHY™ |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | SONET/SDH |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 195-LBGA |
| 供应商设备封装： | 195-BGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Si5100
26
Rev. 1.5
17. Pin Descriptions: Si5100
Alphabetically listed by name
Pin Number(s)
Name
I/O
Signal Level
Description
M10
M7
BWSEL1
BWSEL0
I
LVTTL
Transmit DSPLL Bandwidth Select.
The inputs select loop bandwidth of the Transmit
Clock Multiplier DSPLL as listed in Table 6.
Note: Both inputs have an internal pulldown.
F12
DLBK
I
LVTTL
Diagnostic Loopback.
When this input is low, the transmit clock and
data are looped back for output on RXDOUT,
RXCLK1 and RXCLK2. This pin should be held
high for normal operation.
Note: This input has an internal pullup.
K3
FIFOERR
O
LVTTL
FIFO Error.
This output is asserted (driven low) when a FIFO
overflow/underflow has occurred. This output is
low until reset by asserting FIFORST.
M6
FIFORST
I
LVTTL
FIFO RESET.
When this input is low, the read/write FIFO point-
ers are reset to their initial state.
Note: This input has an internal pullup.
B1, C1–2, D2,
D5–11, E4, E11,
E2, F11, F1–2,
G11, G2, H11,
H2, J11, J1–4,
K11, K2, L5–11,
L2, M1–4
GND
Supply Ground.
Connect to system GND. Ensure a very low
impedance path for optimal performance.
H12
LLBK
I
LVTTL
Line Loopback.
When this input is low, the recovered clock and
data are looped back for output on TXDOUT,
and TXCLKOUT. Set this pin high for normal
operation.
Note: This input has an internal pullup.
G3
LOS
O
LVTTL
Loss-of-Signal.
This output is asserted (driven low) when the
peak-to-peak signal amplitude on RXDIN is
below the threshold set via LOSLVL.
C3
LOSLVL
I
LOS Threshold Level.
Applying an analog voltage to this pin allows
adjustment of the Threshold used to declare
LOS. Tieing this input to VREF disables LOS
detection and forces the LOS output high.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 类别:连接器，互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。