参数资料
| 型号： | SIC413CB-T1-E3 |
| 厂商： | Vishay Siliconix |
| 文件页数： | 13/18页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 4A 8SOIC |
| 标准包装： | 1 |
| 系列： | microBUCK® |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.6 V ~ 13.2 V |
| 输入电压： | 4.75 V ~ 26 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 500kHz |
| 电流 - 输出： | 4A |
| 同步整流器： | 是 |
| 工作温度： | -25°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 标准包装 |
| 供应商设备封装： | 8-SOIC |
| 其它名称： | SIC413CB-T1-E3DKR |
SiC413
Vishay Siliconix
PCB Layout
As in the design of any switching dc-to-dc converter, a good
PCB layout ensures successful transition from design to
production. One of a few drawbacks of switching converters
is the noise generated by the high frequency switching and
coupled by parasitic inductance and capacitance. However,
noise levels can be reduced or minimized if a PCB is well laid
out.
The following is a guidance on SiC413 layout.
Input Capacitors: C1 through to C6 are the input capacitors.
They are placed side by side together to form a block and this
block sits right beside SiC413's V IN and GND pins. This
placement minimizes the distance between V IN pin,
capacitors and chip’s ground, which minimizes the possibility
of noise injected in V IN pin.
Also the MLCC with smallest value (0.01 μF) is placed
closest to V IN pin, and then MLCC with larger values (0.1 μF,
10 μF) and the last, the electrolytic. This is because their
ESRs are getting larger and larger from small value MLCC to
large value MLCC and then electrolytic capacitor.
Output Capacitors: C17 through to C20 are the output
capacitors. They are placed the same way as input
capacitors.
Decoupling Capacitors of V REG : C7 and C8, are placed right
beside GND pin on their negative sides. Their positive sides
are connected to the chip's V REG pin through two vias from
the bottom of the PCB. The trace distance should be kept
less than 10 mm.
Boot Capacitor: C14 is the boot capacitor. R5 is added to
allow flexibility for adjusting the high-side MOSFET driving
current to reduce possible noise.
Document Number: 69057
S09-2250-Rev. D, 26-Oct-09
Compensation Network: C9, C10, R6 and R10 form this
network. These components should be placed in a tight
group. This group then should be in close proximity to the
COMP pin. Trace lengths between the components should
be minimized.
Output Sampling Network: R7, C15, R9 and R11 constitute
the output voltage sampling network. These components
should be placed in a tight grouping and in close proximity to
the FB pin. Since SiC413 has only one GND pin, this makes
the chip more sensitive to noise coming from GND.
Therefore R11 is added to perform as a filter to remove any
possible noise from ground.
Grounding: Separate analog and power ground paths are
recommended for optimal noise reduction in the SiC413CB
converter. These grounds should both be connected at the
GND pin. Connect the ground pin of the input and output
capacitors to the power ground. Connect the ground pin for
the V REG decoupling caps, the compensation network
grounds, and the output voltage sampling network grounds
to the analog ground. It is preferred to use low inductance
ground planes when ever possible. If single sided board is
being used then try to keep the ground traces short and
going a star configuration at the GND pin.
Power Traces: The power path is formed starting at VIN. It
then branches to P GND and V SW to V OUT . The trace
thickness for the power path should be kept to a minimum of
50 mils. Placement of components should focus on keeping
these traces as short as possible to minimize parasitic
inductance and resistances. They have minimum 50 mil
trace width (at the V IN pin area) and this segment is very
short, which is good enough for the power level handled by
this chip.
Figure 6 and Figure 7 below show a recommended board
layout for converters using SiC413CB.
www.vishay.com
13
相关PDF资料 |
PDF描述 |
|---|---|
| SIC424CD-T1-GE3 | IC REG BUCK SYNC ADJ 6A 44MLP-28 |
| SIC762CD-T1-GE3 | IC CTLR PFC STAGE PPAK MLP66-40 |
| SIC769ACD-T1-GE3 | IC CTLR PFC STAGE PPAK MLP66-40 |
| SIC769CD-T1-E3 | IC CTLR PFC STAGE PPAK MLP66-40 |
| SIC778ACD-T1-GE3 | IC BUCK ADJ 40A 40MLP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SIC413DB | 功能描述:电源管理IC开发工具 SIC413 Demo Board RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| SIC414 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:microBUCK SiC414 6 A, 28 V Integrated Buck Regulator with 5 V LDO |
| SiC414CD-T1-GE3 | 功能描述:直流/直流开关调节器 6A 28V BUCK REGULATOR W/ 5V LDO RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| SIC414DB | 制造商:Vishay Intertechnologies 功能描述: |
| SIC417 | 制造商:VISHAY 制造商全称:Vishay Siliconix 功能描述:microBUCK SiC417 10-A, 28-V Integrated Buck Regulator with Programmable LDO |
发布紧急采购，3分钟左右您将得到回复。