- 您现在的位置：买卖IC网 > PDF目录98081 > SIO10N268-NU (STANDARD MICROSYSTEMS CORP) MULTIFUNCTION PERIPHERAL, PQFP128 PDF资料下载
参数资料
| 型号： | SIO10N268-NU |
| 厂商： | STANDARD MICROSYSTEMS CORP |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PQFP128 |
| 封装： | 14 X 14 MM, 1MM THICKNESS, GREEN, TQFP-128 |
| 文件页数： | 193/251页 |
| 文件大小： | 1384K |
| 代理商： | SIO10N268-NU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页当前第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页
Advanced Notebook I/O for ISA or LPC Designs
Datasheet
Rev. 0.5 (03-24-05)
Page 46
SMSC SIO10N268
DATASHEET
I/O devices located on the X-Bus interface may be accessed by I/O transactions on the LPC interface.
Memory or Flash devices located on the X-Bus interface may be accessed by LPC Memory or Firmware
Hub (FWH) cycles via the LPC interface. See sections 8.3.4.3 Memory Read and Write Cycles on page 37
and 8.4 FWH Interface (LPC Mode Only) on page 40 for decoding FWH cycles.
NOTE:
Chip Select nXCS[0] can be disabled from going active for a memory access by settting the corresponding
enable bit to ‘0’, which is located in the X-Bus Chip Select 0 Register. Chip Selects nXCS1and nXCS2
can be disabled from going active for an I/O access by setting the corresponding disable bit to ‘1’, which is
located in the associated Base I/O Address x
Low Byte register. These bits allow each chip select to be
individually enabled or disabled for either memory or I/O transactions.
8.5.1
I/O Cycles
The X-bus interface allows the SIO10N268 - LPC MODE to interface to as many as 2 external components
that have an 8 bit data bus.
Devices located on nXCS1 and nXCS2 are accessable by LPC I/O
transactions. These devices may have their Base I/O Addresses located on 2, 4, or 16 byte boundaries
depending on the X-Bus mode of operation. (See section 10.5 Logical Device Base I/O Address and
Range on page 215 for valid Base I/O Addresses for the X-Bus interface.) The SIO10N268 - LPC MODE
performs 16-bit address qualification on the X-Bus base I/O addresses.
That is, the upper 4-bits,
bits[15:12], must be ‘0’.
The X-Bus interface offers three different modes of operation for I/O devices on both I/O chip selects
(nXCS1 and nXCS2). In Mode 1, a 10-bit compare is performed on address bits[11:2] and address
bits[1:0] are forwarded to XA1 and XA0 respectively. In Mode 2, an 8-bit compare is performed on address
bits[11:4] and address bits[3:0] are forwarded to XA3 to XA0 respectively. In Mode 3, a 10-bit address
compare is performed on address bits[11:3] and bits[1] and if address is valid and bit[0]=0 then address
bit[2] is forwarded to XA2 .
The chip select outputs are generated by logic that compares the LPC I/O address bits with the X-bus base
I/O address configuration registers. The mode of operation determines the number of valid address pins
that the X-bus interface provides, as well as the number of bits in the base I/O addresses. The mode is
chosen via bits[1:0] of the X-Bus I/O Select Configuration Register located at CR52.
The options for X-bus modes are as follows:
Mode 1: The X-bus base I/O address configuration registers contain address bits A11 through A8 and
A7 through A2, respectively. A1 and A0 pass directly through to XA1 and XA0, respectively. The chip
selects only become active (low) for the LPC bus cycle in which the address match occurs.
Mode 2: The X-bus base I/O address configuration registers contain address bits A11 through A8 and
A7 through A4, respectively. A3, A2, A1 and A0 pass directly through to XA3, XA2, XA1 and XA0,
respectively. The chip selects only become active (low) for the LPC bus cycle in which the address
match occurs.
Mode 3: The X-bus base I/O address configuration registers contain address bits A11 through A8, A7
though A3, and A1. A2 passes directly through to XA2. A2 is used to select between the registers at
base address offset 0 and offset of 4. This mode allows communication with up to three register pairs
at a programmable base address and fixed offset of +4, for example (60,64), (62,66), (68,6C). The
chip selects only become active (low) for the LPC bus cycle in which the address match occurs. A0
(address bit 0 from LPC bus) must be ‘0’ since registers may only be accessed on even-byte
boundaries. That is, only even addresses are valid since the part checks that bit A0 is 0.
Each X-bus chip select base address register has an associated “write protect” bit that can only be set
once, and is reset by VCC POR and PCI Reset (i.e., Hard Reset). When this bit is set, it prevents the base
address configuration registers (high byte and low byte) for each chip select from being written. This
security feature ensures that the base address and disable bit for each chip select can only be set by BIOS
and cannot be corrupted by any virus software.
This bit is part of the X-bus Low Address Byte
Configuration register.
相关PDF资料 |
PDF描述 |
|---|---|
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SL15100ZIT-XXX | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SIO665GT | 功能描述:界面开发工具 Evaluation Board RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| SIO666GT | 功能描述:界面开发工具 Evaluation Board RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| SIO669 | 功能描述:界面开发工具 Evaluation Board RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| SIOLS1000V2 | 制造商:SECELECTRONICS 制造商全称:SECELECTRONICS 功能描述:Current Sensors |
| SIOLS2000V2 | 制造商:SECELECTRONICS 制造商全称:SECELECTRONICS 功能描述:Current Sensors |
发布紧急采购，3分钟左右您将得到回复。