- 您现在的位置：买卖IC网 > PDF目录98083 > SM34020AHTM32 (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CQFP132 PDF资料下载
参数资料
| 型号： | SM34020AHTM32 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 图形处理器 |
| 英文描述： | GRAPHICS PROCESSOR, CQFP132 |
| 封装： | CERAMIC, QFP-132 |
| 文件页数： | 11/98页 |
| 文件大小： | 1546K |
| 代理商： | SM34020AHTM32 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
19
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
dynamic bus sizing
The SMJ34020A supports dynamic bus sizing between 16 and 32 bits on any local memory access. Any
port/memory that is only 16 bits wide must assert SIZE16 low during Q1 (to be valid at the start of Q2) of the
bus cycle accessing the even memory word (LAD4 = 0) corresponding to its address.The SMJ34020A then
performs another memory access to the next 16-bit (odd) word in memory. The SMJ34020A samples SIZE16
at the start of Q2 in the second cycle (access to odd word address) to determine to which half of LAD the port
or memory is aligned. If the port is on LAD0--LAD15, SIZE16 should be low during the second cycle access (odd
word); otherwise, if the port is on LAD16--LAD31, SIZE16 must be high at this time. The SMJ34020A always
performs two memory cycles to access the 16-bit wide memories, even when attempting only a 16-bit transfer.
The SMJ34020A outputs the four CAS strobes and LAD bus initially aligned for a 32-bit bus. If the memory is
16 bits wide, the two most significant CAS strobes are swapped with the two least significant strobes when it
accesses the second word and the halves of LAD are also swapped; therefore, 16-bit memories need to respond
only to the two CAS strobes corresponding to the upper or lower 16 bits of LAD to which they are connected.
Note that devices connected to LAD0--LAD15 transfer the least significant word during the first cycle and the
most significant word during the second cycle. Data accesses on LAD16--LAD31 transfer the most significant
word first, then the least significant word.
The second memory cycle forced by SIZE16 is performed as a page mode access if PGMD was low during the
first access. A read-write cycle to the 16-bit page-mode memory requires five bus cycles that occur as address,
read0, read1, write0, write1. If a 16-bit transfer is interrupted due to a bus fault, the restart causes the entire
access to be restarted.
For memory that supports page-mode accesses (PGMD low), SIZE16 is sampled during each access to
memory. If SIZE16 is high on the even word access, then a 32-bit transfer occurs over LAD0--LAD31. If SIZE16
is low on the even word access (16-bit wide memory), then it is sampled again on the odd word access to
determine to which half of LAD the memory is connected (low for connection to LAD0--LAD15 or high for
connection to LAD16--LAD31).
special 1-M VRAM cycles
The SMJ34020A provides control for special function VRAM cycles that are available in the 1-M devices. These
cycles are obtained by the appropriate timing control of SF, CAS,TR/QE, and WE of the VRAMs at the falling
edge of RAS. The cycles include:
D
Load write mask
D
Load color mask
D
Block write (no mask)
D
Block write (current mask)
D
Write using mask
D
Alternate write transfer
In addition, other special modes can be implemented by using external logic.
multiprocessor arbitration
The multiprocessor interface allows multiple processors to operate in a system sharing the same local memory.
The use of the bus grant in GI and the priority request signals R0 and R1 allows a flexible method of passing
control from one processor to another. The control scheme allows local memory cycles to occur back-to-back,
even when passing control from one SMJ34020A to another. Synchronization of multiple SMJ34020As in a
system occurs at reset with the rising edge of RESET meeting the setup and hold requirements to CLKIN, so
all SMJ34020As are certain to respond to RESET during the same quarter cycle. RESET is not required to be
synchronous to CLKIN except to allow synchronization of multiple SMJ34020As in a system.
相关PDF资料 |
PDF描述 |
|---|---|
| SM563 | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
| SM565 | 4-BIT, MROM, MICROCONTROLLER, PQFP100 |
| SM5K7 | 4-BIT, MROM, MICROCONTROLLER |
| SM5L3 | 4-BIT, MROM, MICROCONTROLLER, PQFP80 |
| SM802104UMG | 212.5 MHz, OTHER CLOCK GENERATOR, QCC24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM34020AHTM40 | 制造商:TI 制造商全称:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SM34020APCM40 | 制造商:Texas Instruments 功能描述:Graphics System Processor 144-Pin PQFP 制造商:Texas Instruments 功能描述:GRAPHICS SYS PROCESSOR 144PQFP - Trays |
| SM34020GMB30 | 制造商:Texas Instruments 功能描述: |
| SM34061A WAF | 制造商:Texas Instruments 功能描述: |
| SM34061GB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Non-VGA Video Controller |
发布紧急采购，3分钟左右您将得到回复。