- 您现在的位置：买卖IC网 > PDF目录98083 > SM34020AHTM32 (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CQFP132 PDF资料下载
参数资料
| 型号： | SM34020AHTM32 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 图形处理器 |
| 英文描述： | GRAPHICS PROCESSOR, CQFP132 |
| 封装： | CERAMIC, QFP-132 |
| 文件页数： | 13/98页 |
| 文件大小： | 1546K |
| 代理商： | SM34020AHTM32 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
20
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
multiprocessor arbitration (continued)
The GI priority for multiprocessing environments is determined by arbitration logic external to the SMJ34020A.
If GI goes inactive-high, the SMJ34020A releases the bus on the next available cycle boundary. If the cycle in
progress has not successfully completed, the SMJ34020A restarts the cycle upon regaining control of the bus.
Normally, if the SMJ34020A asserts both R0 and R1 low, it should be given the control of the bus by the arbitrator.
host interface
The SMJ34020A host interface allows the local memory to be mapped into the host address space. The
SMJ34020A acts as a DRAM controller for the host. The address for the host access is latched within the
SMJ34020A; however, the data for the access is transferred using external transceivers. The host selects the
address of a 32-bit long word for an access using the 27 host address lines, HA5--HA31. If the host desires byte
addressability, it can select the active bytes for the access by using HBS0--HBS3. The SMJ34020A always
reads 32 bits from memory; however, on host writes, it uses the host byte selects to enable CAS0--CAS3 to
memory. The address and byte selects are latched at the falling edge of HCS within the SMJ34020A. The host
indicates a read or write by asserting HREAD or HWRITE (as appropriate) either before or after HCS.(Note
that HREAD and HWRITE must never be asserted at the same time.)
The SMJ34020A responds to a host read request by latching the requested data in the external latches and
providing HRDY to the host, indicating that the read cycle is completing. The rising edge of HDST with HRDY
high indicates data is latched in the external transceivers.
The host indicates that a write to a particular location is required by providing the address and asserting
HWRITE. The host must maintain both HCS and HWRITE asserted until valid data is in the transceivers. (The
rising edge of HOE with HRDY high indicates that the data previously stored in the external transceivers has
been written to memory.) Typically, the rising edge of HWRITE is used to strobe the data into the latches and
signal the SMJ34020A that the write access can start. The SMJ34020A uses its byte-write capability to write
only to the selected bytes.
The SMJ34020A always accesses the required location as latched at the falling edge of HCS; however, in order
to increase the data rate, a look ahead mechanism is implemented. The host increment enable (HINC) and host
prefetch after write enable (HPFW) bits in the host control register (HSTCTLH) must be appropriately set to
make optimum use of this feature. These bits provide four modes of operation as indicated in Table 6.
Table 6. Modes of Operation
HINC
HPFW
HOST ACCESS MODE
DESCRIPTION
0
Random/Same
No increment, no prefetch
0
1
Random/Same
No increment, no prefetch
1
0
Block
Increment after read or write, prefetch after read
1
Read-Modify-Write
Increment after write, prefetch after write
When the SMJ34020A is programmed for block mode or read-modify-write accesses, the host can still do
random accesses because the SMJ34020A always uses the address provided at the falling edge of HCS;
however, there is a prefetch to the next sequential address. The prefetch occurs after reads in block mode and
after writes in read-modify-write mode. The SMJ34020A compares the address latched by HCS on host reads
to see if it is the same as that of the last prefetched data. If the addresses match, data is not re-accessed but
HRDY is set high to indicate that the data is presently available.
相关PDF资料 |
PDF描述 |
|---|---|
| SM563 | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
| SM565 | 4-BIT, MROM, MICROCONTROLLER, PQFP100 |
| SM5K7 | 4-BIT, MROM, MICROCONTROLLER |
| SM5L3 | 4-BIT, MROM, MICROCONTROLLER, PQFP80 |
| SM802104UMG | 212.5 MHz, OTHER CLOCK GENERATOR, QCC24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM34020AHTM40 | 制造商:TI 制造商全称:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SM34020APCM40 | 制造商:Texas Instruments 功能描述:Graphics System Processor 144-Pin PQFP 制造商:Texas Instruments 功能描述:GRAPHICS SYS PROCESSOR 144PQFP - Trays |
| SM34020GMB30 | 制造商:Texas Instruments 功能描述: |
| SM34061A WAF | 制造商:Texas Instruments 功能描述: |
| SM34061GB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Non-VGA Video Controller |
发布紧急采购，3分钟左右您将得到回复。