- 您现在的位置：买卖IC网 > PDF目录98083 > SME5434PCI-480 64-BIT, 480 MHz, RISC PROCESSOR, XMA PDF资料下载
参数资料
| 型号： | SME5434PCI-480 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 480 MHz, RISC PROCESSOR, XMA |
| 封装： | 130 X 100 MM, 45 MM HEIGHT MODULE |
| 文件页数： | 10/34页 |
| 文件大小： | 418K |
| 代理商： | SME5434PCI-480 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
18
SME5431PCI-360
SME5434PCI-440
SME5434PCI-480
Preliminary
360/440/480MHz CPU; 0.25 to 2 MB L2 cache, UPA64S, 66MHz PCI
UltraSPARC-IIi CPU Module
March 1999
Sun Microsystems, Inc
UltraSPARC-IIi UPA_CLK
UPA_CLK input to the fast-frame-buffer ASIC external to the module
CPU_CLK input to the UltraSPARC-IIi processor
The SRAM_CLK and the CPU_CLK signals to the UltraSPARC-IIi CPU are driven by the same source. The
UPA_CLK signal is (only) used by the UltraSPARC-IIi CPU to set the phase relationship between the CPU
clock and data transfers at the UPA64S interface. Consequently, any timing mismatch between the UPA_CLK
and the CPU_CLK linearly degrades the timing margin to and from the UltraSPARC-IIi and a UPA64S device,
for example an FFB.
Since the CPU_CLK signal is completely contained in the module, once a delay is designed into this module,
system board implementations must match that delay value in the UPA_CLK signal or lose margin by the
amount of the mismatch. Note that the terms UPA_CLK, CPU_CLK, and SRAM_CLK are convenient refer-
ences to the differential signal pairs carried by lines: UPA_CLK_POS and UPA_CLK_NEG, CPU_CLK_POS
and CPU_CLK_NEG, and SRAM_CLK_POS and SRAM_CLK_NEG respectively. See "" on page 8.
Even if traces are perfectly matched, a number of factors cause accumulation of clock skew between the
on-board CPU clock and the UPA_CLK signals—as driven off module. These factors include:
Separate buffers on the module:
± 200 ps
UltraSPARC-IIi and FFB sockets:
± 50 ps
Board fabrication variance:
± 250 ps
Setup/hold/clock input to data-output delay differences:
± 150 ps
System noise:
± 150 ps
When doing a system timing budget, this total skew must be added to the setup, hold, and propagation times
listed for UPA and DRAM signals in the UltraSPARC-IIi CPU component data sheet SME1430LGA [1].
The UPA bus on the module is designed to account for the accumulation of:
6 in of system board trace
3.4 in of FFB trace
setup-time differences between UPA64S interface ASIC and UltraSPARC-IIi CPU that were found from
circuit simulation
These traces are calculated at a delay characteristic of approximately 180 ps/in.
1. Document Part Number: 805-7291-01
相关PDF资料 |
PDF描述 |
|---|---|
| SMFR-29C516ESC | 16-BIT ERROR DETECT AND CORRECT CKT, QFP100 |
| SMJ320C26FJ | 16-BIT, 40 MHz, OTHER DSP, CQCC68 |
| SMJ320C31KGDM40B | 32-BIT, 40 MHz, OTHER DSP, UUC132 |
| SMJ320C40KGDS50C | 32-BIT, 50 MHz, OTHER DSP, UUC325 |
| SMJ320C40TABM40/10 | 32-BIT, 40 MHz, OTHER DSP, UUC325 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-ME6 | 制造商:Phoenix Contact 功能描述:Lock, switching, ME terminal |
| SME6.3T471M8X16LL | 制造商:Texas Instruments 功能描述:EA471-6R3M85 |
| SME6.3VB101M6X11LL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MINIATURE, GENERAL PURPOSE, SOLVENT PROOF |
| SME6.3VB102M10X12LL | 制造商:United Chemi-Con Inc 功能描述:Capacitor, Aluminium, 1mf, 6.3V, 20±% |
| SME6.3VB103M16X31LL | 功能描述:铝质电解电容器 - 带引线 10KuF 6.3V RoHS:否 制造商:Kemet 引线类型: 电容:220 uF 容差:20 % 电压额定值:25 V 工作温度范围: 端接类型:Radial 外壳直径:8 mm 外壳长度:11 mm 引线间隔:5 mm 产品:General Purpose Electrolytic Capacitors 封装:Bulk |
发布紧急采购，3分钟左右您将得到回复。