- 您现在的位置：买卖IC网 > PDF目录373484 > SNJ54LVT8986HV (Texas Instruments, Inc.) 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS PDF资料下载
参数资料
| 型号： | SNJ54LVT8986HV |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS |
| 中文描述： | 3.3 V的连接寻址扫描港口多点寻址IEEE标准1149.1（JTAG接口）技术咨询收发器 |
| 文件页数： | 13/51页 |
| 文件大小： | 880K |
| 代理商： | SNJ54LVT8986HV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
SN54LVT8986, SN74LVT8986
3.3-V LINKING ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS759B
–
OCTOBER 2002
–
REVISED APRIL 2003
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
DESCRIPTION
PTMS
Primary test mode select. PTMS receives the TMS signal required by IEEE Std 1149.1. The LASP monitors PTMS
to determine the TAP-controller state. During stable TAP states, other than Shift-DR or Shift-IR (i.e.,
Test-Logic-Reset, Run-Test-Idle, Pause-DR, Pause-IR), the LASP can respond to linking shadow protocols. Under
BYP, MULTICAST, or ON status, the LASP buffers the PTMS signal to STMS2
–
STMS0, depending on the state of
BYP4
–
BYP0 pins or the configuration requested during linking shadow protocol. An internal pullup forces PTMS
to a high level if it has no external connection.
PTRST
Primary test reset. PTRST receives the TRST signal allowed by IEEE Std 1149.1. The LASP always buffers PTRST
to STRST2
–
STRST0. A low input at PTRST forces the LASP to assume TRST or BYP/TRST status, depending
on BYP5 being high or low, respectively. Such operation also asynchronously resets the internal LASP state to its
power-up condition. Otherwise, while PTRST is high, the LASP is free to respond to linking shadow protocols. An
internal pullup forces PTRST to a high level if it has no external connection.
STCK2
–
STCK0
Secondary test clocks. STCK2
–
STCK0 retransmit the TCK signal required by IEEE Std 1149.1. The LASP always
buffers STCK2
–
STCK0 from PTCK.
Secondary test data inputs. STDI2
–
STDI0 receive the TDI signal required by IEEE Std 1149.1. Under BYP,
BYP/TRST, or ON status, the LASP buffers STDI2
–
STDI0 to STDO2
–
STDO0 or PTDO, depending on the state of
BYP4
–
BYP0 pins or the configuration requested during linking shadow protocol. An internal pullup forces
STDI2
–
STDI0 to a high level if it has no external connection.
Secondary test data outputs. STDO2
–
STDO0 transmit the TDO signal required by IEEE Std 1149.1. Under BYP,
BYP/TRST, MULTICAST, or ON status, the LASP buffers STDO2
–
STDO0 from STDI2
–
STDI0, PTDI, or CTDI,
depending on the state of BYP4
–
BYP0 pins or the configuration requested during linking shadow protocol. Under
OFF, RESET, or TRST status, STDO2
–
STDO0 is at high impedance. These outputs are synchronous to the falling
edge of PTCK.
STDI2
–
STDI0
STDO2
–
STDO0
STMS2
–
STMS0
Secondary test mode selects. STMS2
–
STMS0 retransmit the TMS signal required by IEEE Std 1149.1. Under BYP,
MULTICAST, or ON status, the LASP buffers STMS2
–
STMS0 from PTMS, depending on the state of BYP4
–
BYP0
pins or the configuration requested during linking shadow protocol. When disconnected (as a result of OFF status),
STMS2
–
STMS0 maintain their last valid state until the LASP assumes BYP/TRST, RESET, or TRST status (upon
which it is forced high) or the LASP again assumes BYP, MULTICAST, or ON status.
STRST2
–
STRST0
Secondary test resets. STRST2
–
STRST0 retransmit the TRST signal allowed by IEEE Std 1149.1. The LASP
always buffers STRST2
–
STRST0 from PTRST.
Cascade test data input. CTDI facilitates cascading multiple LASPs. CTDI is connected to CTDO of the preceding
LASP in the cascade chain. When the LASP is the first device in the cascade chain or is not cascaded to any other
LASPs, CTDI has no external connection and an internal pullup forces CTDI to a high level.
CTDI
CTDO
Cascade test data output. CTDO facilitates cascading multiple LASPs. CTDO is connected to CTDI of the
succeeding LASP in the cascade chain. The LASP buffers CTDO from STDI2
–
STDI0 or CTDI, depending on the
state of BYP4
–
BYP0
pins or the configuration requested during linking shadow protocol. This output is synchronous
to the falling edge of PTCK.
SX2
–
SX0
Secondary pass-through inputs. General-purpose inputs that can be driven to the PY output of the primary TAP.
An internal pullup forces SX2
–
SX0 to a high level if it has no external connection.
Secondary pass-through outputs. Primary pass-through input PX drives the general-purpose SY outputs of the
secondary TAPs that are connected to the primary TAP. Disconnected secondary TAPs have their SY outputs at
high impedance.
SY2
–
SY0
PX
Primary pass-through input. A general-purpose input driven to SY outputs of the secondary TAPs that are
connected to the primary TAP. An internal pullup forces PX to a high level if it has no external connection.
PY
Primary pass-through output. A general-purpose output that can be driven from SX2
–
SX0.
Output-enable input. When high, this active-low control signal puts the secondary TAPs of the LASP at high
impedance to enable an alternative resource to access one or more of the three scan chains.
OE
GND
Ground
VCC
Supply voltage
相关PDF资料 |
PDF描述 |
|---|---|
| SNJ54LVTH241W | 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| SN54LVTH241 | Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000 |
| SN54LVTH241FK | Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000 |
| SN54LVTH241J | Octal 3-State Non-Inverting Transparent Latch; Package: SOEIAJ-20; No of Pins: 20; Container: Tape and Reel; Qty per Container: 2000 |
| SNJ54LVTH241FK | 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SNJ54LVTH162244WD | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SNJ54LVTH162245WD | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162245WD 3.3-V ABT 16BIT BUS 制造商:Texas Instruments 功能描述:Bus XCVR Dual 16-CH 3-ST 48-Pin CFPAK Tube |
| SNJ54LVTH162373WD | 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162373WD 5962-9763801QXA |
| SNJ54LVTH162374WD | 制造商:Texas Instruments 功能描述: |
| SNJ54LVTH16244AWD | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube |
发布紧急采购，3分钟左右您将得到回复。