- 您现在的位置：买卖IC网 > PDF目录373484 > SNJ54LVT8986HV (Texas Instruments, Inc.) 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS PDF资料下载
参数资料
| 型号： | SNJ54LVT8986HV |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS |
| 中文描述： | 3.3 V的连接寻址扫描港口多点寻址IEEE标准1149.1（JTAG接口）技术咨询收发器 |
| 文件页数： | 20/51页 |
| 文件大小： | 880K |
| 代理商： | SNJ54LVT8986HV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
SN54LVT8986, SN74LVT8986
3.3-V LINKING ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS759B
–
OCTOBER 2002
–
REVISED APRIL 2003
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Shift-DR
The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-DR state. For a target
device, upon entry to the Shift-DR state, the selected data register is placed in the scan path between TDI and
TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO
outputs the logic level present in the least-significant bit of the selected data register. While in the stable Shift-DR
state, data is serially shifted through the selected data register on each TCK cycle.
Exit1-DR, Exit2-DR
The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-DR and Exit2-DR
states. For a target device, the Exit1-DR and Exit2-DR states are temporary states that end a data-register scan.
It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data
register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the
high-impedance state.
Pause-DR
In the stable Pause-DR state, the LASP is enabled to receive and respond to linking shadow protocols.
Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the
stable Pause-DR state. The Pause-DR state suspends and resumes data-register scan operations without loss
of data.
Update-DR
The LASP is not enabled to receive and respond to linking shadow protocols in the Update-DR state. For a target
device, if the current instruction calls for the selected data register to be updated with current data, such update
occurs on the falling edge of TCK, following entry to the Update-DR state.
Capture-IR
The LASP is not enabled to receive and respond to linking shadow protocols in the Capture-IR state. For a target
device in the Capture-IR state, the instruction register captures its current status value. This capture operation
occurs on the rising edge of TCK, upon which the Capture-IR state is exited.
Shift-IR
The LASP is not enabled to receive and respond to linking shadow protocols in the Shift-IR state. For a target
device, upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO,
and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs
the logic level present in the least-significant bit of the instruction register. While in the stable Shift-IR state,
instruction data is serially shifted through the instruction register on each TCK cycle.
Exit1-IR, Exit2-IR
The LASP is not enabled to receive and respond to linking shadow protocols in the Exit1-IR and Exit2-IR states.
For target devices, the Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan.
It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction
register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the
high-impedance state.
Pause-IR
In the stable Pause-IR state, the LASP is enabled to receive and respond to linking shadow protocols.
Additionally, the TSA can be recognized in this state. For target devices, no specific function is performed in the
stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and
resumes instruction-register scan operations without loss of data.
相关PDF资料 |
PDF描述 |
|---|---|
| SNJ54LVTH241W | 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| SN54LVTH241 | Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000 |
| SN54LVTH241FK | Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000 |
| SN54LVTH241J | Octal 3-State Non-Inverting Transparent Latch; Package: SOEIAJ-20; No of Pins: 20; Container: Tape and Reel; Qty per Container: 2000 |
| SNJ54LVTH241FK | 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SNJ54LVTH162244WD | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SNJ54LVTH162245WD | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162245WD 3.3-V ABT 16BIT BUS 制造商:Texas Instruments 功能描述:Bus XCVR Dual 16-CH 3-ST 48-Pin CFPAK Tube |
| SNJ54LVTH162373WD | 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162373WD 5962-9763801QXA |
| SNJ54LVTH162374WD | 制造商:Texas Instruments 功能描述: |
| SNJ54LVTH16244AWD | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube |
发布紧急采购，3分钟左右您将得到回复。