参数资料
型号: SNJ54LVT8986HV
厂商: Texas Instruments, Inc.
英文描述: 3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
中文描述: 3.3 V的连接寻址扫描港口多点寻址IEEE标准1149.1(JTAG接口)技术咨询收发器
文件页数: 46/51页
文件大小: 880K
代理商: SNJ54LVT8986HV
SN54LVT8986, SN74LVT8986
3.3-V LINKING ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS759B
OCTOBER 2002
REVISED APRIL 2003
46
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Figure 24) (continued)
SN74LVT8986
VCC = 3.3 V
±
0.3 V
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.7 V
UNIT
MIN
MAX
MIN
MAX
tpd
tpd
tpd
tpd
BYP5
BYP0
BYP5
BYP0
PTCK
CON2
CON0
STMS2
STMS0
STCK2
STCK0
CON2
CON0
13.5
14.5
ns
16.5
18
ns
9.5
10.5
ns
PTCK
PTCK
15
17.5
ns
tpd
(linking shadow protocol
acknowledge)
PTCK
(connect)
PTDO
12
14.5
ns
tpd
STMS2
STMS0
17
21
ns
tpd
tpd
tpd
PTCK
STDO2
STDO0
STMS2
STMS0
STRST2
STRST0
CON2
CON0
STMS2
STMS0
PTDO, CTDO
13.5
16
ns
PTMS
13
14
ns
PTRST
11
12
ns
tPLH
PTRST
19.5
21.5
ns
17.5
18.5
tpd
tpd
tpd
ten
tdis
ten
ten
tPZH
tdis
tdis
tdis
tdis
tdis
tdis
tdis
tdis
PTCK
12
14.5
ns
PX
SY2
SY0
PY
8
9
ns
SX2
SX0
BYP5
BYP0
BYP5
BYP0
OE
9
10
ns
PTDO, STDO2
STDO0
PY, SY2
SY0
STDO2
STDO0
SY2
SY0
PTDO, STDO2
STDO0
PTDO, STDO2
STDO0
PY, SY2
SY0
STDO2
STDO0
SY2
SY0
PTDO, STDO2
STDO0
PY, SY2
SY0
PTDO, STDO2
STDO0
PY, SY2
SY0
13
15
ns
16
18
ns
14
15
ns
OE
14
15
ns
PTCK
17
18
ns
BYP5
BYP0
BYP5
BYP0
OE
11
12
ns
11
12
ns
10
11
ns
OE
10
11
ns
PTCK
15
17
ns
PTCK
17
19
ns
PTRST
18
20
ns
PTRST
21.5
23.5
ns
The transitions at STMSx are possible only when a linking shadow protocol select is issued while STMSx is held (in the OFF status) at a level
that differs from that at PTMS. Such operation is not recommended because state synchronization of the primary TAP to secondary TAP cannot
be ensured.
In most applications, the node to which PTDO and STDO2-STDO0 are connected has a pullup resistor. In such cases, this parameter is not
significant.
相关PDF资料
PDF描述
SNJ54LVTH241W 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LVTH241 Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000
SN54LVTH241FK Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Tape and Reel; Qty per Container: 1000
SN54LVTH241J Octal 3-State Non-Inverting Transparent Latch; Package: SOEIAJ-20; No of Pins: 20; Container: Tape and Reel; Qty per Container: 2000
SNJ54LVTH241FK 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
相关代理商/技术参数
参数描述
SNJ54LVTH162244WD 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk
SNJ54LVTH162245WD 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162245WD 3.3-V ABT 16BIT BUS 制造商:Texas Instruments 功能描述:Bus XCVR Dual 16-CH 3-ST 48-Pin CFPAK Tube
SNJ54LVTH162373WD 制造商:Texas Instruments 功能描述:TISSNJ54LVTH162373WD 5962-9763801QXA
SNJ54LVTH162374WD 制造商:Texas Instruments 功能描述:
SNJ54LVTH16244AWD 制造商:Texas Instruments 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST BiCMOS 48-Pin CFPAK Tube