- 您现在的位置：买卖IC网 > PDF目录98142 > SST89E554A-40-C-NJ (SILICON STORAGE TECHNOLOGY INC) 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | SST89E554A-40-C-NJ |
| 厂商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封装： | PLASTIC, MS-018AC, LCC-44 |
| 文件页数： | 27/87页 |
| 文件大小： | 996K |
| 代理商： | SST89E554A-40-C-NJ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页
Preliminary Specifications
FlashFlex51 MCU
SST89E554A / SST89V554A
33
2003 Silicon Storage Technology, Inc.
S71228-00-000
6/03
4.0 FLASH MEMORY PROGRAMMING
The device internal flash memory can be programmed or
erased using the following two methods:
External Host Programming mode
In-Application Programming (IAP) mode
4.1 External Host Programming Mode
External host programming mode allows the user to pro-
gram the flash memory directly without using the CPU.
External host mode is entered by forcing PSEN# from a
logic high to a logic low while RST input is being held con-
tinuously high. The device will stay in external host mode
as long as RST = 1 and PSEN# = 0.
A Read-ID operation is necessary to “arm” the device in
external host mode, and no other external host mode com-
mands can be enabled until a Read-ID is performed. In
external host mode, the internal flash memory blocks are
accessed through the re-assigned I/O port pins (see Figure
4-1 for details) by an external host, such as a MCU program-
mer, a PCB tester or a PC-controlled development board.
Note: VIL = Input Low Voltage; VIH = Input High Voltage; VIH1 = Input High Voltage (XTAL, RST); X = Don’t care; AL = Address low order byte;
AH = Address high order byte; DI = Data Input; DO = Data Output; A[15:13] = 0xxb for Block 0 and A[15:13] = 111b for Block 1
TABLE
4-1: EXTERNAL HOST MODE COMMANDS
Operation
RST
PSEN#
PROG#/
ALE
EA#
P3[7]
P3[6]
P2[7]
P2[6]
P0[7:0]
P3[5:4]
P2[5:0]
P1[7:0]
Read-ID
VIH1
VIL
VIH
VIL
DO
AH
AL
Chip-Erase
VIH1
VIL
1
1. Symbol
signifies a negative pulse and the command is asserted during the low state of PROG#/ALE input.
All other combinations of the above input pins are invalid and may result in unexpected behaviors.
VIH
VIL
VIH
XXX
Block-Erase
VIH1
VIL
VIH
VIL
VIH
X
A[15:13]
X
Sector-Erase
VIH1
VIL
VIH
VIL
VIH
XAH
AL
Byte-Program
VIH1
VIL
VIH
VIL
DI
AH
AL
Byte-Verify (Read)
VIH1
VIL
VIH
VIL
DO
AH
AL
Prog-SC0
VIH1
VIL
VIH
VIL
VIH
X5AH
X
Prog-SC1
VIH1
VIL
VIH
VIL
VIH
X
AAH
X
Prog-SB1
VIH1
VIL
VIH
XXX
Prog-SB2
VIH1
VIL
VIH
VIL
VIH
XXX
Prog-SB3
VIH1
VIL
VIH
VIL
VIH
VIL
VIH
XXX
Enable-Clock-Double
VIH1
VIL
VIH
VIL
X
55H
X
T4-1.0 1228
相关PDF资料 |
PDF描述 |
|---|---|
| SST89E554A-40-I-TQJ | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44 |
| SSTE32882HLBAKG | SSTE SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA176 |
| SSTE32882HLBBKG | SSTE SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA176 |
| SSTUA32864EC,557 | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| SSTUA32866EC/G | 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST89E554RC | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89E554RC-25-C-NI | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89E554RC-25-C-NJ | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89E554RC-25-C-PI | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89E554RC-25-C-PJ | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
发布紧急采购，3分钟左右您将得到回复。