![](http://datasheet.mmic.net.cn/140000/ST52T430K3B6_datasheet_5015286/ST52T430K3B6_64.png)
ST52T430/E430
A frame error can occur if the parity check hasn’t
been successfully achieved or if the STOP bit
hasn’t been detected.
If
the
Recovery
Buffer
Block
receives
10
consecutive bits at logic level 0, a break error
occurs and an interrupt routine request starts.
SCDR_RX Block
It is a finite state machine synchronized with the
clock master signal, CKM.
The SCDR_RX block waits for the signal of
complete reception from the Recovery Buffer, in
order to load the word received. Moreover, the
SCDR_RX block loads the values of FRERR and
NSERR flag bits (Input Register 19), and sets the
RXF flag to 1.
Data is transferred to RAM and the RXF flag is
reset to 0 by using the LDRI instruction in order to
indicate that the SCDR_RX block is empty.
If new data arrives before the previous one has
been transferred to Register File, an overrun error
occurs and OVERR flag of Input Register 19 is set
to 1.
Warning: The SCI looses synchronization in data
reception
when
two
bytes
are
received
consecutively, without an idle time of at least 3/16
of bit time (3 SCI CLOCK_RX cycles).
To avoid lost of synchronization when two
consecutive bytes are received by the ST52x430
SCI peripheral, the external Transmitter device
must guarantee an idle time corresponding to 3
CLOCK_RX cycles between the stop bit of each
byte and the start bit of the successive byte.
As an implementation suggestion, this can be
achieved by configuring the external Transmitter
device with 2 Stop bits and the ST52x430 SCI
configured as a Receiver with 1 Stop bit.
11.2 SCI Transmitter Block
The SCI Transmitter Block consists of the following
blocks:
SCDR_TX
and
SHIFT
REGISTER,
synchronized, respectively, with the clock master
signal (CKM) and the CLOCK_TX.
The whole block receives the settings for the
through Configuration Register 20 (M bits):
I 8-bit word and a single stop signal
I 8-bit word plus a parity bit and a single stop
signal
I 8-bit word plus a double stop signal
I 9-bit word
In case of 9 bit frame transmission, the most
significative
bit
arrives
through
T8
of
the
Configuration Register 20.
Instead, in an 8-bit transmission T8 is used to
configure SCI according to information contained
choose the polarity control (even or odds) in order
to implement the parity check.
Table 11.2 Configuration Register 19 Setting
Bit
Name
Value
Description
0
-
Not used
1
ECKF
00
5 MHz
01
10 MHz
2
10
20 MHz
11
5 MHz
3TXC
0
SCI End
Transmission
Interrupt Disabled
1
SCI End
Transmission
Interrupt Enabled
4TDRE
0
SCI Transmission
Data Register Empty
Interrupt Disabled
1
SCI Transmission
Data Register Empty
Interrupt Enabled
5BRK
0
SCI Break Error
Interrupt Disabled
1
SCI Break Error
Interrupt Enabled
6OVR
0
SCI Overrun Error
Interrupt Disabled
1
SCI Overrun Error
Interrupt Enabled
7RDRF
0
SCI Received Data
Register Full Interrupt
Disabled
1
SCI Received Data
Register Full Interrupt
Enabled