参数资料
型号: ST72511R9T3/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
封装: 14 X 14 MM, TQFP-64
文件页数: 15/164页
文件大小: 1043K
代理商: ST72511R9T3/XXX
ST72311R, ST72511R, ST72512R, ST72532R
111/164
CONTROLLER AREA NETWORK (Cont’d)
10.7.4 Register Description
The CAN registers are organized as 6 general pur-
pose registers plus 5 pages of 16 registers span-
ning the same address space and primarily used
for message and filter storage. The page actually
selected is defined by the content of the Page Se-
lection Register. Refer to Figure 60.
10.7.4.1 General Purpose Registers
INTERRUPT STATUS REGISTER (ISR)
Read/Write
Reset Value: 00h
Bit 7 = RXIF3
Receive Interrupt Flag for Buffer 3
Read/Clear
Set by hardware to signal that a new error-free mes-
sage is available in buffer 3.
Cleared by software to release buffer 3.
Also cleared by resetting bit RDY of BCSR3.
Bit 6 = RXIF2
Receive Interrupt Flag for Buffer 2
Read/Clear
Set by hardware to signal that a new error-free
message is available in buffer 2.
Cleared by software to release buffer 2.
Also cleared by resetting bit RDY of BCSR2.
Bit 5 = RXIF1
Receive Interrupt Flag for Buffer 1
Read/Clear
Set by hardware to signal that a new error-free mes-
sage is available in buffer 1.
Cleared by software to release buffer 1.
Also cleared by resetting bit RDY of BCSR1.
Bit 4 = TXIF
Transmit Interrupt Flag
Read/Clear
Set by hardware to signal that the highest priority
message queued for transmission has been suc-
cessfully transmitted (ETX = 0) or that it has passed
successfully the arbitration (ETX = 1).
Cleared by software.
Bit 3 = SCIF
Status Change Interrupt Flag
Read/Clear
Set by hardware to signal the reception of a domi-
nant bit while in standby or a change from error ac-
tive to error passive and bus-off while in run. Also
signals any receive error when ESCI = 1.
Cleared by software.
Bit 2 = ORIF
Overrun Interrupt Flag
Read/Clear
Set by hardware to signal that a message could not
be stored because no receive buffer was available.
Cleared by software.
Bit 1 = TEIF
Transmit Error Interrupt Flag
Read/Clear
Set by hardware to signal that an error occurred dur-
ing the transmission of the highest priority message
queued for transmission.
Cleared by software.
Bit 0 = EPND
Error Interrupt Pending
Read Only
Set by hardware when at least one of the three error
interrupt flags SCIF, ORIF or TEIF is set.
Reset by hardware when all error interrupt flags
have been cleared.
Caution;
Interrupt flags are reset by writing a ”0” to the cor-
responding bit position. The appropriate way con-
sists in writing an immediate mask or the one’s com-
plement of the register content initially read by the
interrupt handler. Bit manipulation instruction
BRES should never be used due to its read-modify-
write nature.
70
RXIF3 RXIF2 RXIF1
TXIF
SCIF
ORIF
TEIF
EPND
相关PDF资料
PDF描述
ST72511R9T6S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72512R4T6S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72511R7T3S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72521BAR6T6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72521BM9T5/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
相关代理商/技术参数
参数描述
ST72561K4 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST72589-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST72611F1 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST7263-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST7265X-EVAL/MS 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk