参数资料
型号: ST72511R9T3/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
封装: 14 X 14 MM, TQFP-64
文件页数: 86/164页
文件大小: 1043K
代理商: ST72511R9T3/XXX
ST72311R, ST72511R, ST72512R, ST72532R
28/164
6 INTERRUPTS
6.1 INTRODUCTION
The ST7 enhanced interrupt management pro-
vides the following features:
s
Hardware interrupts
s
Software interrupt (TRAP)
s
Nested or concurrent interrupt management
with
flexible
interrupt
priority
and
level
management:
– Up to 4 software programmable nesting levels
– Up to 16 interrupt vectors fixed by hardware
– 3 non maskable events: TLI, RESET, TRAP
This interrupt management is based on:
– Bit 5 and bit 3 of the CPU CC register (I1:0),
– Interrupt software priority registers (ISPRx),
– Fixed interrupt vector addresses located at the
high addresses of the memory map (FFE0h to
FFFFh) sorted by hardware priority order.
This enhanced interrupt controller guarantees full
upward compatibility with the standard (not nest-
ed) ST7 interrupt controller.
6.2 MASKING AND PROCESSING FLOW
The interrupt masking is managed by the I1 and I0
bits of the CC register and the ISPRx registers
which give the interrupt software priority level of
each interrupt vector (see Table 5). The process-
ing flow is shown in Figure 14
When an interrupt request has to be serviced:
– Normal processing is suspended at the end of
the current instruction execution.
– The PC, X, A and CC registers are saved onto
the stack.
– I1 and I0 bits of CC register are set according to
the corresponding values in the ISPRx registers
of the serviced interrupt vector.
– The PC is then loaded with the interrupt vector of
the interrupt to service and the first instruction of
the interrupt service routine is fetched (refer to
“Interrupt Mapping” table for vector addresses).
The interrupt service routine should end with the
IRET instruction which causes the contents of the
saved registers to be recovered from the stack.
Note: As a consequence of the IRET instruction,
the I1 and I0 bits will be restored from the stack
and the program in the previous level will resume.
Table 5. Interrupt Software Priority Levels
Figure 14. Interrupt Processing Flowchart
Interrupt software priority
Level
I1
I0
Level 0 (main)
Low
High
10
Level 1
0
1
Level 2
0
Level 3 (= interrupt disable)
1
“IRET”
RESTORE PC, X, A, CC
STACK PC, X, A, CC
LOAD I1:0 FROM INTERRUPT SW REG.
FETCH NEXT
RESET
TLI
PENDIN G
INSTRUC TION
I1:0
FROM STAC K
LOAD PC FROM INTERRUPT VECTOR
Y
N
Y
N
Y
N
Interrupt has the same or a
lower software priority
THE INTE RRUPT
STAYS PENDING
than current one
Interrupt
has
a
higher
software
priority
than
current
one
EXEC UTE
INSTRUCTI ON
INTERRUPT
相关PDF资料
PDF描述
ST72511R9T6S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72512R4T6S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72511R7T3S/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72521BAR6T6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72521BM9T5/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP80
相关代理商/技术参数
参数描述
ST72561K4 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST72589-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST72611F1 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST7263-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST7265X-EVAL/MS 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk