收藏本站
参数资料
型号： ST72F324K2B1
厂商： STMICROELECTRONICS
元件分类： 微控制器/微处理器
英文描述： 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
封装： 0.400 INCH, SHRINK, PLASTIC, DIP-32
文件页数： 133/156页
文件大小： 1012K
代理商： ST72F324K2B1
ST72324J/K
78/156
SERIAL PERIPHERAL INTERFACE (Cont’d)
10.4.4 Functional Description
Figure 52 shows the serial peripheral interface
(SPI) block diagram.
This interface contains 3 dedicated registers:
– A Control Register (SPICR)
– A Control Status Register (SPICSR)
– A Data Register (SPIDR)
Refer to the SPICR, SPICSR and SPIDR registers
in Section 10.5.5for the bit definitions.
10.4.4.1 SS Signal in Hardware/Software Mode
The SS signal can be obtained in two modes:
– Hardware mode (through the SS pin)
– Software mode (through the SSI bit in the SPIC-
SR register)
The mode (hardware or software) is selected by
the Slave Selection Mode (SSM) bit in the SPICSR
register.
Note: In this document, wherever SS signal selec-
tion is done using the SS pin (hardware mode),
this can also be done in software mode, using the
SSM and SSI bits.
10.4.4.2 Master Configuration
In a master configuration, the serial clock is gener-
ated on the SCK pin.
Procedure
1. Select the SPR[2:0] bits to define the serial
clock baud rate (see SPICR register).
2. Select the CPOL and CPHA bits to define
one of the four relationships between the
data transfer and the serial clock (see Figure
55).
Caution: In all cases, the idle state of the SCK
pin must correspond to the selected polarity.
The SCK pin must be pulled up if CPOL=1, or
pulled down if CPOL=0.
3. Connect the SS pin to a high level signal dur-
ing the complete byte transmit sequence or,
in software mode, set the SSI bit in the
SPICSR register.
4. The MSTR and SPE bits must be set (they
remain set only if the SS pin is connected to
a high level signal).
In this configuration the MOSI pin is a data output
and to the MISO pin is a data input.
Transmit Sequence
The transmit sequence begins when a byte is writ-
ten in the DR register.
The data byte is parallel loaded into the 8-bit shift
register (from the internal bus) during a write cycle
and then shifted out serially to the MOSI pin most
significant bit first.
When data transfer is complete:
– The SPIF bit is set by hardware
– An interrupt is generated if the SPIE bit is set
and the I bit in the CCR register is cleared.
During the last clock cycle the SPIF bit is set, a
copy of the data byte received in the shift register
is moved to a buffer. When the SPIDR register is
read, the SPI peripheral returns this buffered val-
ue.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SPICSR register while the
SPIF bit is set
2. A read to the SPIDR register.
Note: While the SPIF bit is set, all writes to the
SPIDR register are inhibited until the SPICSR reg-
ister is read.
相关PDF资料
PDF描述
ST72F324K6B1 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
ST72F324J4B1 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42
ST72F324J6B3 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42
ST72F324K2B3 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
ST72F324K4B5 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32
相关代理商/技术参数
参数描述
ST72F324K2B6 功能描述:8位微控制器 -MCU 5V RANGE 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324K2T3 制造商:STMicroelectronics 功能描述:
ST72F324K2T3TR 制造商:STMicroelectronics 功能描述:
ST72F324K2T6 功能描述:8位微控制器 -MCU Flash 8K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324K2T6TR 功能描述:8位微控制器 -MCU 8 BITS MICROCONTR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*