- 您现在的位置：买卖IC网 > PDF目录69367 > ST72F324K2B1 (STMICROELECTRONICS) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 PDF资料下载
参数资料
| 型号： | ST72F324K2B1 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| 封装： | 0.400 INCH, SHRINK, PLASTIC, DIP-32 |
| 文件页数： | 134/156页 |
| 文件大小： | 1012K |
| 代理商： | ST72F324K2B1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页当前第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页
ST72324J/K
79/156
SERIAL PERIPHERAL INTERFACE (Cont’d)
10.4.4.3 Slave Configuration
In slave configuration, the serial clock is received
on the SCK pin from the master device.
The value of the SPR[2:0] bits is not used for the
data transfer.
Procedure
1. For correct data transfer, the slave device
must be in the same timing mode as the
master device (CPOL and CPHA bits). See
Figure 55.
2. The SS pin must be connected to a low level
signal during the complete byte transmit
sequence or, in software mode, clear the SSI
bit in the SPICSR register.
3. Clear the MSTR bit and set the SPE bit to
assign the pins to alternate function.
In this configuration the MOSI pin is a data input
and the MISO pin is a data output.
Transmit Sequence
The data byte is parallel loaded into the 8-bit shift
register (from the internal bus) during a write cycle
and then shifted out serially to the MISO pin most
significant bit first.
The transmit sequence begins when the slave de-
vice receives the clock signal and the most signifi-
cant bit of the data on its MOSI pin.
When data transfer is complete:
– The SPIF bit is set by hardware
– An interrupt is generated if SPIE bit is set and
I bit in CCR register is cleared.
During the last clock cycle the SPIF bit is set, a
copy of the data byte received in the shift register
is moved to a buffer. When the SPIDR register is
read, the SPI peripheral returns this buffered val-
ue.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SPICSR register while the
SPIF bit is set.
2. A write or a read of the DR register.
Notes: While the SPIF bit is set, all writes to the
SPIDR register are inhibited until the SPICSR reg-
ister is read.
The SPIF bit can be cleared during a second
transmission; however, it must be cleared before
the second SPIF bit in order to prevent an overrun
condition (see Section 10.5.4.8).
Caution: If the CPHA bit=0, use the following pro-
cedure to write to the SPIDR register between
each data byte transfer and to avoid a write colli-
sion (see Section 10.5.4.6).
1. SS must be set at high level:
By hardware:
SSM bit=0 (Hardware mode)
High level on SS pin
By software:
SSM bit = 1 (Software mode)
SSI bit = 1
2. Write the data to be transmitted in the SPIDR
register.
3. SS must be set at low level (by Hardware or in
Software mode).
Slave in Halt mode
In slave configuration, the SPI is able to exit the
ST7 device from HALT mode through a SPIF inter-
rupt. The data received is subsequently read from
the SPIDR register when the software is running
(interrupt vector fetch). If multiple data transfers
have been performed before software clears the
SPIF bit, then the OVR bit is set by hardware.
Note: When waking up from Halt mode, if the SPI
remains in Slave mode, it is recommended to per-
form an extra communications cycle to bring the
SPI from Halt mode state to normal state. If the
SPI exits from Slave mode, it returns to normal
state immediately.
Caution: The SPI can wake up the ST7 from Halt
mode only if the Slave Select signal (external SS
pin or the SSI bit in the SPICSR register) is low
when the ST7 enters Halt mode. So if Slave selec-
tion is configured as external (see Section
10.5.4.1), make sure the master drives a low level
on the SS pin when the slave enters Halt mode.
相关PDF资料 |
PDF描述 |
|---|---|
| ST72F324K6B1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72F324J4B1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST72F324J6B3 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42 |
| ST72F324K2B3 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72F324K4B5 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72F324K2B6 | 功能描述:8位微控制器 -MCU 5V RANGE 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F324K2T3 | 制造商:STMicroelectronics 功能描述: |
| ST72F324K2T3TR | 制造商:STMicroelectronics 功能描述: |
| ST72F324K2T6 | 功能描述:8位微控制器 -MCU Flash 8K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F324K2T6TR | 功能描述:8位微控制器 -MCU 8 BITS MICROCONTR RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。