- 您现在的位置：买卖IC网 > PDF目录98147 > ST92R195C9 (STMICROELECTRONICS) 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | ST92R195C9 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | PLASTIC, QFP-80 |
| 文件页数： | 159/208页 |
| 文件大小： | 2312K |
| 代理商： | ST92R195C9 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页当前第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页
54/208
ST92R195C - EXTERNAL MEMORY INTERFACE (EXTMI)
4 EXTERNAL MEMORY INTERFACE (EXTMI)
4.1 INTRODUCTION
In the ST9+, memory accesses are basically 2
clock cycles long (in the ST9OLD they were 3
clock cycles long). Timing access constraints must
be carefully studied when building an application
with external memory.
In order to also handle slow external memories,
programmable Wait states (from 0 to 3) have been
added on Data Strobe (DSN) and Address Strobe
(AS). These wait states are in addition to the wait
states inserted on program memory and data
memory accesses already available on ST9 (see
also WCR register in the Reset and Clock Control
chapter).
Some memory bus options may be selected
through 2 registers (EMR1-EMR2) located in page
21 of the paged registers. Some interface signals
are also affected by WCR (R252 Page 0).
If the two registers EMR1 and EMR2 are set to the
proper values, the new ST9+ memory access cy-
cle is similar to that of the original ST9, with the
only exception that it is composed of just two sys-
tem clock phases, named T1 and T2.
During phase T1 the memory address is output on
the AS rising edge and is valid on the falling edge
of AS.
During phase T2, two forms of behaviour are pos-
sible. If the memory access is a Read cycle,
DAT[7:0] pins are released in high-impedance un-
til the next T1 phase and the data signals are sam-
pled by the ST9+ on the rising edge of DSN. If the
memory access is a Write cycle, on the falling
edge of DSN, DAT[7:0] outputs data to be written
in the external memory. Those data signals are
valid on the rising edge of DSN and are main-
tained stable until the next address is output. Note
that DSN is pulled low at the beginning of phase
T2 only during an external memory access.
The next paragraph describes the meaning and
the behaviour of the external memory signals and
the chapter after summarizes the meaning of the
bits of the two registers EMR1 and EMR2.
4.2 EXTERNAL MEMORY SIGNALS
Access to external memory is done using the fol-
lowing signals:
4.2.1 DSN
The Data Strobe (Output, Active low) is active dur-
ing the internal clock high-level phase of each T2
memory cycle. During an external memory read
cycle, the data on the DAT[7:0] bus must be valid
before the DSN rising edge. During an external
memory write cycle, the data on the DAT[7:0] bus
are output on the falling edge of DSN and they are
valid on the rising edge of DSN. When the internal
memory is accessed DSN is kept high during the
whole memory cycle. DSN is released in high-im-
pedance during a bus acknowledge cycle or under
processor control by setting the HIMP bit (MOD-
ER.0, R235). In Reset status, DSN is held high
with an internal weak pull-up.
The behaviour of this signal is affected by the fol-
lowing register bits:
– The MC bit in register EMR1 (R245.6, Page 15h)
If bit MC is reset, DSN keeps the ST9 meaning:
a rising edge of DSN indicates that data on DAT
port are valid to be written/read in/from the exter-
nal memory. When the internal memory is ac-
cessed, DSN is kept high during the whole
memory cycle.
If bit MC is set, DSN becomes OEN (Output EN-
able): it keeps the ST9 meaning during external
read operations but is forced to "1" during exter-
nal write operations.
– The DS2EN bit in register EMR1 (R245.5, Page
15h)
If bit DS2EN is reset, the behaviour of DSN
keeps the behaviour described in the previous
paragraph and depends on the value of the MC
bit.
If bit DS2EN is set, the behaviour of DSN de-
pends on which MMU segment area is pointed
to, based on the MMU5 bit value (if MMU5= 0,
DSN is forced to "1" during the whole memory cy-
cle; if MMU5= 1, DSN will act as described in the
previous paragraph).
Note: Setting DS2EN to "1" requires using of a
second generic control signal called "DS2N".
As DS2N is NOT IMPLEMENTED into the
ST92R195C, the DS2EN bit MUST ALWAYS
BE KEPT TO "0".
– Bit BSZ in register EMR1 (R245.1, Page 15h):
This bit forces the pin in High Impedance.
相关PDF资料 |
PDF描述 |
|---|---|
| STA2058 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64 |
| STCD1020RDG6E | PLL BASED CLOCK DRIVER, PDSO8 |
| STCD23300F35F | 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCD23100F35F | 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCL1120YBFCWY5 | 12 MHz, OTHER CLOCK GENERATOR, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST92T141K4B6 | 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T141K4M6 | 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T163R4T1 | 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T196/JAP | 制造商:STMicroelectronics 功能描述: |
| ST92T96N9B1/AIN | 制造商:STMicroelectronics 功能描述: |
发布紧急采购，3分钟左右您将得到回复。