- 您现在的位置：买卖IC网 > PDF目录98147 > ST92R195C9 (STMICROELECTRONICS) 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | ST92R195C9 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 24 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | PLASTIC, QFP-80 |
| 文件页数： | 63/208页 |
| 文件大小： | 2312K |
| 代理商： | ST92R195C9 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页
155/208
ST92R195C - TELETEXT SLICER AND ACQUISITION UNIT
TELETEXT SLICER AND ACQUISITION UNIT (Cont’d)
8.7.4.2 Data Storage
The data issued by the filtering unit is then sent to
the data storage area, which forwards these bytes
to the TDSRAM controller for storing in TDSRAM
memory. As the TDSRAM interface is synchro-
nized with the chassis sync signals, not necessar-
ily in phase with the CVBS signal, a data stack is
implemented in the data storage area. This data
stack is called the “Acquisition Buffer”.
The Acquisition Buffer is tailored to stack on a TV
line base, all the Teletext data that may come
while no RAM storage is possible. This leads to a 3
byte buffer (for more details, refer to the TDSRAM
Interface Specification).
The data bytes issued by the data filtering unit are
stored into the Acquisition Buffer only if they
passed successfully the different checks (ex-
plained in the preceding chapters; i.e. if the “Write
Enable” flag received from the filtering unit is set).
If the “Write Enable” flag is “0” then the current
byte will be rejected (not written into the Acquisi-
tion Buffer).
Acquisition Buffer Management
After being written to by the filtering unit, the Ac-
quisition Buffer is read by the TDSRAM interface
to transfer data to the internal TDSRAM. As the
two accesses are not “in phase”, the Acquisition
Buffer is built as a FIFO controlled by two pointers:
write and read. Each time a data transfer to the
TDSRAM interface is performed, a control line
called “ACQWEN” will tell the TDSRAM interface if
a write to the TDSRAM must be performed.
The ACQWEN line is set each time data is availa-
ble in the buffer (read and write pointers compari-
son). This allows a TDSRAM write. If the buffer is
empty read and write pointers comparison), the
ACQWEN line is reset and no TDSRAM write is al-
lowed. The TDSRAM interface will perform a read
operation to the TDSRAM; for more details, refer
to the TDSRAM interface specification.
8.7.4.3 Address Generation
The address generation unit provides to the
TDSRAM interface the real time address where
the byte must be stored into the internal TDSRAM.
The address is generated on a 14 bits word length,
allowing to access the TDSRAM memory as a
contiguous space of up to 16 K-bytes.
The TDSRAM memory Address, referred as “AD-
DREG”, is software programmable through 2 reg-
isters ACQAD1R, ACQAD0R (refer to the regis-
ters description for more details).
The ADDREG must be initialized by software. Af-
terwards during each VBI, it will be incremented
each time a byte is stored in the corresponding
memory area. The ADDREG follows a post-incre-
ment scheme, i.e. it is always pointing to the next
free byte location.
A second register, called the "Backup Address"
register, is implemented for storing the TV line
packet (under reception) address's first byte.
An
HCVBS (Horizontal Sync Pulse) could be detected
before the end of the TV line Teletext data is re-
ceived because a sync pulse arrived during the
time when Teletext data was sliced, so the TV line
looks too short. The Backup Address value is re-
loaded into the ADDREG, providing the erasure of
the already stored data of the "too short" TV line.
At the same time, the read and write pointers of
the Buffer are re-initialized to the first Buffer loca-
tion (empty Buffer status).
Note: A TV line which is longer than 41 bytes is
considered
"too
long".
Only
the
first
41
bytes of data are stored. The next acquisition stor-
age starts after a valid Framing code detection.
Warning: Accessing the ADDREG Registers dur-
ing the Vertical Blank Interval when the Teletext
Acquisition is running may lead to a malfunctioning
of the TDSRAM interface addressing.
相关PDF资料 |
PDF描述 |
|---|---|
| STA2058 | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64 |
| STCD1020RDG6E | PLL BASED CLOCK DRIVER, PDSO8 |
| STCD23300F35F | 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCD23100F35F | 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCL1120YBFCWY5 | 12 MHz, OTHER CLOCK GENERATOR, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST92T141K4B6 | 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T141K4M6 | 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T163R4T1 | 功能描述:8位微控制器 -MCU OTP EPROM 20K USB/I2 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST92T196/JAP | 制造商:STMicroelectronics 功能描述: |
| ST92T96N9B1/AIN | 制造商:STMicroelectronics 功能描述: |
发布紧急采购，3分钟左右您将得到回复。