- 您现在的位置：买卖IC网 > PDF目录361344 > T436416C-7S (TM Technology, Inc.) 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM PDF资料下载
参数资料
| 型号： | T436416C-7S |
| 厂商： | TM Technology, Inc. |
| 英文描述： | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| 中文描述： | 4米× 16 SDRAM的100万x 16Bit的X 4Banks同步DRAM |
| 文件页数： | 12/28页 |
| 文件大小： | 651K |
| 代理商： | T436416C-7S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
TE
CH
tm
SIMPLIFIED TRUTH TABLE
T436416C
TM Technology Inc. reserves the right
P.12
to change products or specifications without notice.
Publication Date: AUG. 2004
Revision: A
COMMAND
CKEn-1 CKEn
CS
RAS
CAS
WE DQM
A13,
H
X
L
L
H
H
L
A12
A
10
/AP A
9
~A
0,
X
A11
Note
Register
Mode Register Set
Auto Refresh
L
L
X
1,2
Entry
L
L
L
H
X
X
3
L
H
L
H
X
L
H
X
H
H
X
H
Refresh
Self
Refresh
Exit
L
H
X
X
3
Bank Active & Row Address
H
X
X
V
Row Address
Auto Precharge Disable
Auto Precharge Enable
L
H
L
H
Read Column
Address
Write & Column
Address
Burst Stop
H
X
L
H
L
H
X
V
Column
Address
(A0~A7)
Column
Address
(A0~A7)
4,5
Auto Precharge Disable
Auto Precharge Enable
H
X
L
H
L
L
X
V
4,5
H
X
L
H
H
L
X
X
6
Bank Selection
All Banks
V
X
L
H
Precharge
H
X
L
L
H
L
X
4
H
L
X
H
L
H
L
X
V
X
X
H
X
V
X
X
V
X
X
H
X
V
X
V
X
X
H
X
V
Entry
H
L
X
Clock Suspend or
Active Power Down
Exit
Entry
L
H
X
X
H
L
X
Precharge Power Down
Mode
Exit
L
H
X
X
DQM
H
V
X
7
H
H
H
L
X
H
X
H
X
H
No Operation Command
X
X
X
(V=Valid , X=Don’t Care , H=Logic High , L=logic Low)
Notes :
1. OP Code : Operation Code. A
0
~A
11
, A13~A12 : Program keys.(@MRS)
2. MRS can be issued only at both banks precharge state. A new command can be issued after 2 clock cycle of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row
precharge command is meant by ‘Auto’. Auto / self refresh can be issued only at both banks precharge state.
4. A13~A12 : Bank select address.
If both A13 and A12 are ’Low’ : at read , write , row active and precharge , bank A is selected.
If both A13 is ‘Low’ and A12 is ‘High’ : at read , write , row active and precharge , bank B is selected.
If both A13 is ‘High’ and A12 is ‘Low’ : at read , write , row active and precharge , bank C is selected.
If both A13 and A12 are ’High’ : at read , write , row active and precharge , bank D is selected
If A
10
/AP is ‘High’ : at row precharge , A13 and A12 ignored and all banks are selected.
5. During burst read or write with auto precharge , new read/write command cannotbeissued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at
t
RP
after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
相关PDF资料 |
PDF描述 |
|---|---|
| T436416C-7SG | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5C | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5CG | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5S | 4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T436416C-7SG | 制造商:TMT 制造商全称:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D | 制造商:TMT 制造商全称:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5C | 制造商:TMT 制造商全称:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5CG | 制造商:TMT 制造商全称:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
| T436416D-5S | 制造商:TMT 制造商全称:TMT 功能描述:4M x 16 SDRAM 1M x 16bit x 4Banks Synchronous DRAM |
发布紧急采购，3分钟左右您将得到回复。