- 您现在的位置：买卖IC网 > PDF目录68418 > TLC320AD50IDWR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | TLC320AD50IDWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封装： | PLASTIC, SO-28 |
| 文件页数： | 16/55页 |
| 文件大小： | 506K |
| 代理商： | TLC320AD50IDWR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
2–8
2.7.1
Frame Sync (FS) Function, Master Mode
The frame sync is generated internally and goes low on the rising edge of SCLK and remains low during a 16-bit data
transfer. In addition to generating its own frame-sync signal, the master also outputs a frame sync for each slave that
is being used (see Figures 2–8 and 2–9).
FS
(see Note A)
DIN/DOUT
16 SCLKs
Primary
Secondary
Primary
128 SCLKs
256 SCLKs
SCLK
Primary
FS
(see Note B)
NOTES: A. Primary and secondary serial communication
B. Primary serial communication, only
Figure 2–8. Master Device Frame-Sync Signal With Primary and Secondary Communications
(No Slaves)
FS
(see Note A)
MP
128 SCLKs
256 SCLKs
SCLK
FS
(see Note B)
MP
SP
MS
SP
SS
MP
Delay is
m Shift Clocks
(see Note C)
MP
Legend:
MP: Master Primary (master device data is transferred in this period, DOUT of the slave device is in high impedance state).
SP: Slave Primary (slave device data is transferred in this period, DOUT of master device is in high impedance state).
MS: Master Secondary (master device control register information is transferred in this period, DOUT of the slave device is in high impedance state).
SS: Slave Secondary(slave device control register information is transferred in this period, DOUT of the master device is in high impedance state).
NOTES: A. Primary and secondary serial communications
B. Primary serial communication only
C.
m is the value programmed into the FSD register (control register 3: D0 –D5)
Figure 2–9. Master Device Frame-Sync Signal With Primary and Secondary Communications
(With 1 Slave Device)
2.7.2
Frame Sync (FS) Function,Slave Mode
Frame-sync timing is generated externally by the master FSD (or the previous slave in a multislave configuration)
and is applied to FS of the slave to control the ADC and DAC timing.
相关PDF资料 |
PDF描述 |
|---|---|
| TLE4935-2LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TLE4905LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TLE4935LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TPD3F303DQDR | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| TPS2010DR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD50IPT | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CDW | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
发布紧急采购，3分钟左右您将得到回复。