- 您现在的位置：买卖IC网 > PDF目录68418 > TLC320AD50IDWR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | TLC320AD50IDWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封装： | PLASTIC, SO-28 |
| 文件页数： | 8/55页 |
| 文件大小： | 506K |
| 代理商： | TLC320AD50IDWR |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
2–1
2 Detailed Description
2.1
Device Functions
2.1.1
Operating Frequencies and Filter Control
The sampling frequency is controlled by control register 4. When the internal PLL is enabled (D7=0), the sampling
frequency is derived from the following equation:
fs + Sampling (conversion) frequency +
MCLK
128
N
(1)
When the internal PLL is disabled (D7=1), the sampling frequency is derived from the following equation:
fs + Sampling (conversion) frequency +
MCLK
512
N
(2)
If the sampling frequency is lower than 7 kHz, the sampling frequency is derived from the master clock (MCLK) using
equation 2. The internal PLL must be bypassed. The PLL input clock for sampling frequencies lower than 7 kHz is
outside the working range for the PLL input clock.
The frequency of SCLK is derived from sampling frequency (fs) instead of MCLK. The equation is as follows:
SCLK
+ 256
fs
(3)
The cutoff frequency of the filter can not be controlled by register programming. The filter response is shown in the
specification for an 8 kHz sample rate. This pass band scales linearly with the sample rate.
2.1.2
ADC Signal Channel
The input signal is amplified and applied to the ADC input. The ADC converts the signal into discrete output digital
words in 2s-complement data format, corresponding to the instantaneous analog-signal value at the sampling time.
These 16-bit (or 15-bit) digital words, representing sampled values of the analog input signal after the PGA, are
clocked out of the serial port (DOUT) at the positive edge of SCLK during the frame-sync interval, one bit for each
SCLK and one word for each primary communication interval (256 SCLKs). The 16-bit or (15 + 1)-bit ADC mode is
programmed into the device using control register 2. The default setting is the (15 + 1)-bit mode after power-up.
During secondary communication, the data previously programmed into the registers can be read out. This read
operation is accomplished by sending the appropriate register address (DS12 – DS8) with the read bit (DS13) set
to 1 in through DIN during present secondary communication. If a register read is not requested, all 16 bits are cleared
to 0 in the secondary communication. The timing sequence is shown in Figure 2–1 and Figure 2–2.
相关PDF资料 |
PDF描述 |
|---|---|
| TLE4935-2LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TLE4905LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TLE4935LS | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| TPD3F303DQDR | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| TPS2010DR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD50IPT | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CDW | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
发布紧急采购，3分钟左右您将得到回复。