- 您现在的位置：买卖IC网 > PDF目录382625 > TMP86CH72FG (Toshiba Corporation) Zener Diode; Application: General; Pd (mW): 500; Vz (V): 19.5 to 20.4; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 PDF资料下载
参数资料
| 型号： | TMP86CH72FG |
| 厂商： | Toshiba Corporation |
| 英文描述： | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 19.5 to 20.4; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| 中文描述： | 8位微控制器 |
| 文件页数： | 149/198页 |
| 文件大小： | 1821K |
| 代理商： | TMP86CH72FG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页当前第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页
Page 139
TMP86CH72FG
14.5.1 Acknowledgement mode specification
14.5.1.1 Acknowledgment mode (ACK = “1”)
To set the device as an acknowledgment mode, the ACK (Bit4 in SBICRA) should be set to “1”. When
a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge
signal. In a slave mode, a clock is counted for the acknowledge signal.
In the master transmitter mode, the SDA pin is released in order to receive an acknowledge signal from
the receiver during additional clock pulse cycle. In the master receiver mode, the SDA pin is set to low
level generation an acknowledge signal during additional clock pulse cycle.
In a slave mode, when a received slave address matches to a slave address which is set to the I2CAR or
when a “GENERAL CALL” is received, the SDA pin is set to low level generating an acknowledge sig-
nal. After the matching of slave address or the detection of “GENERAL CALL”, in the transmitter, the
SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock
pulse cycle. In a receiver, the SDA pin is set to low level generation an acknowledge signal during addi-
tional clock pulse cycle after the matching of slave address or the detection of “GENERAL CALL”
The Table 14-1 shows the SCL and SDA pins status in acknowledgment mode.
14.5.1.2 Non-acknowledgment mode (ACK = “0”)
To set the device as a non-acknowledgement mode, the ACK (Bit4 in SBICRA) should be cleared to
“0”.
MST
Master/slave selection status
monitor
0:
Slave
Read
only
1:
Master
TRX
Transmitter/receiver selection
status monitor
0:
Receiver
1:
Transmitter
BB
Bus status monitor
0:
Bus free
1:
Bus busy
PIN
Interrupt service requests sta-
tus monitor
0:
Requesting interrupt service
1:
Releasing interrupt service request
AL
Arbitration lost detection monitor
0:
–
1:
Arbitration lost detected
AAS
Slave address match detection
monitor
0:
-
1:
Detect slave address match or "GENERAL CALL"
AD0
"GENERAL CALL" detection
monitor
0:
-
1:
Detect "GENERAL CALL"
LRB
Last received bit monitor
0:
Last receive bit is "0"
1:
Last receiv bit is "1"
Table 14-1 SCL and SDA Pins Status in Acknowledgement Mode
Mode
Pin
Transmitter
Receiver
Master
SCL
An additional clock pulse is generated.
SDA
Released in order to receive
an acknowledge signal.
Set to low level generating an
acknowledge signal
Slave
SCL
A clock is counted for the acknowledge signal.
SDA
When slave address matches
or a general call is detected
–
Set to low level generating an
acknowledge signal.
After matching of slave
address or general call
Released in order to receive
an acknowledge signal.
Set to low level generating an
acknowledge signal.
相关PDF资料 |
PDF描述 |
|---|---|
| TMP86CK74AFG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.2 to 21.1; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP86CM23AUG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 20.9 to 21.9; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP86CM27FG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 21.6 to 22.6; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP86CM29BFG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 22.3 to 23.3; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP86CM29BUG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 22.9 to 24.0; Condition Iz at Vz (mA): 2; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMP86CK74AF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TMP86CK74AFG | 制造商:Toshiba America Electronic Components 功能描述:MCU 8BIT TLCS-870 CISC 24KB ROM 5V 80PQFP - Rail/Tube |
| TMP86CM23AUG | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller |
| TMP86CM23UG | 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 32K ROM, LCD - Rail/Tube |
| TMP86CM25F | 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:CMOS 8-BIT MICROCONTROLLER |
发布紧急采购，3分钟左右您将得到回复。