参数资料
型号: TRC101
厂商: RFM
文件页数: 14/42页
文件大小: 0K
描述: RFIC TRANCEIVER MULTI-CHANNEL FS
产品变化通告: RFIC Obsolescence 15/Sept/2009
标准包装: 1
系列: TRC
频率: 300MHz ~ 1GHz
数据传输率 - 最大: 256kbps
调制或协议: FSK
应用: 通用
功率 - 输出: 8dBm
灵敏度: -105dBm
电源电压: 2.2 V ~ 5.4 V
电流 - 接收: 17mA
电流 - 传输: 28mA
数据接口: PCB,表面贴装
天线连接器: PCB,表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
包装: 标准包装
其它名称: 583-1093-6
Status Register (Read Only)
Bit
15
FIFTXRX
Bit
14
POR
Bit
13
FIFOV/UR
Bit
12
WKINT
Bit
11
INTRST
Bit
10
LB
Bit
9
FIFEMP
Bit
8
RSSI/AT
Bit
7
GDQD
Bit
6
CRLCK
Bit
5
AFATGL
Bit
4
OFFSGN
Bit
3
OFF3
Bit
2
OFF2
Bit
1
OFF1
Bit
0
OFF0
The Status Register provides feedback for:
?
?
?
?
?
?
?
?
?
FIFO ready/full/empty/under run/overwrite
POR
Interrupt state
Low Battery
Good Data Quality
Digital RSSI signal level
Clock Recovery
Frequency Offset value and sign
AFA
Note: The Status Register read command begins with a logic ‘0’ where all other register commands begin with a logic ‘1’.
Bit [15]:FIFTXRX – When set, indicates the transmit register is ready to receive the next byte for transmission (Transmit Mode) or
that the Rx FIFO has reached the preprogrammed limit (Receive Mode). This bit is multiplexed and dependent
on whether you are in the respective Transmit or Receive mode. (Cleared when FIFO read).
Bit [14]:POR – When set, Power-on Reset occurred. (Cleared after Status Reg read).
Bit [13]:FIFOV/UR – When set, indicates transmit register under run or register overwrite (Transmit Mode) or receive FIFO overflow
(Receive Mode). (Cleared after Status Reg read).
Bit [12]:WKINT – When set, indicates a Wake-up timer overflow. (Cleared after Status Reg read).
Bit [11]:EXINT – When set, indicates a High to Low logic level change on interrupt pin (pin 16). (Cleared after Status Reg read).
Bit [10]:LB – When set, indicates the supply voltage is below the preprogrammed limit. See Battery Detect Threshold and Clock
Output Register.
Bit [9]:FIFEMP – When set, indicates receive FIFO is empty.
Bit [8]:RSSI(Rx) – When set and chip in receive mode, this bit indicates that the incoming RF signal is above the preprogrammed
Digital RSSI limit.
AT(TX ) – When in transmit mode this bit indicates that the antenna tuning circuit has detected a strong enough RF signal.
Bit [7]:GDQD – When set, indicates good data quality.
Bit [6]:CRLCK – When set, indicates Clock Recovery is locked.
Bit [5]:AFATGL – For each AFC cycle run, this bit will toggle between logic ‘1’ and logic ‘0’.
Bit [4]:OFFSGN – Indicates the difference in frequency is higher (logic ‘1’) or lower (logic ‘0’) than the chip frequency.
Bit [3..0]:OFF[3..0] – The offset value to be added to the frequency control word (internal PLL). In order to get accurate values the
AFA has to be disabled during the read by clearing the "AFEN" bit in the AFA Register (bit 0).
To read the status register, initiate a command beginning with a ‘0’ and read the remaining bits on the SDO line. All other
commands begin with a ‘1’ so the TRC101 recognizes a command vs. status. See figure 4 for timing reference.
www.RFM.com
Email: info@rfm.com
Page 14 of 42
?by RF Monolithics, Inc.
TRC101 - 4/8/08
相关PDF资料
PDF描述
MAX2051ETP+ IC UP/DOWNCONVERSION MIXR 20TQFN
MAX9986ETP+ IC MIXER DOWN CONV 20-TQFN
MAX9994ETP+ IC MIXER DOWN CONV 20-TQFN
MAX9986AETP+ IC MIXER DOWN CONV 20-TQFN
GLDC07B SWTCH TOP PLNGR SNAP SPDT
相关代理商/技术参数
参数描述
TRC10-103 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM
TRC10-104 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM
TRC10-105 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM
TRC10-106 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM
TRC10-107 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM