- 您现在的位置：买卖IC网 > PDF目录18733 > TRC101 (RFM)RFIC TRANCEIVER MULTI-CHANNEL FS PDF资料下载
参数资料
| 型号： | TRC101 |
| 厂商： | RFM |
| 文件页数： | 26/42页 |
| 文件大小： | 0K |
| 描述： | RFIC TRANCEIVER MULTI-CHANNEL FS |
| 产品变化通告： | RFIC Obsolescence 15/Sept/2009 |
| 标准包装： | 1 |
| 系列： | TRC |
| 频率： | 300MHz ~ 1GHz |
| 数据传输率 - 最大： | 256kbps |
| 调制或协议： | FSK |
| 应用： | 通用 |
| 功率 - 输出： | 8dBm |
| 灵敏度： | -105dBm |
| 电源电压： | 2.2 V ~ 5.4 V |
| 电流 - 接收： | 17mA |
| 电流 - 传输： | 28mA |
| 数据接口： | PCB，表面贴装 |
| 天线连接器： | PCB，表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 标准包装 |
| 其它名称： | 583-1093-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
FIFO and RESET Mode Configuration Register [POR=CA80h]
Bit
15
1
Bit
14
1
Bit
13
0
Bit
12
0
Bit
11
1
Bit
10
0
Bit
9
1
Bit
8
0
Bit
7
FINT3
Bit
6
FINT2
Bit
5
FINT1
Bit
4
FINT0
Bit
3
0
Bit
2
FIFST
Bit
1
FILLEN
Bit
0
RSTEN
The Data FIFO Configuration Register configures:
?
?
?
?
FIFO fill interrupt condition
FIFO fill start condition
FIFO fill on synchronous pattern
RESET Mode
Bit [15..8] - Command Code : These bits are the command code that is sent serially to the processor that
identifies the bits to be written to the Data FIFO Configuration Register.
Bit [7..4] – FIFO Fill Bit Count : This sets the number of bits that are received before generating an
external interrupt to the host processor that the receive FIFO data is ready to be read out. It is possible to
set the maximum fill level to 15, but the designer must account for the processing time it will take to read
out the data before a register overrun occurs, at which data will be lost. It is recommended to set the fill
value to half of the desired number of bits to be read to ensure enough time for additional processing.
See Status Register for description of FIFO status bits that may be read and FIFO Read Register for
polling and interrupt-driven FIFO reads from the SPI bus.
Bit [3] – Not Used . Write a “0”.
Bit [2] – FIFO Fill Start Condition : This bit sets the condition at which the FIFO begins filling with data.
When set, the FIFO will continuously fill regardless of noise or good data. When clear, the FIFO will fill
when it recognizes the synchronous pattern as defined internally. The internal pattern is 2DD4h.
Note: This pattern is not configurable and is not accessible to a host processor.
Bit [1] – Synchronous Pattern FIFO Fill : When set, the FIFO will begin filling with data when it detects
the synchronous pattern as defined in Bit [2]. The FIFO fill stops when this bit is cleared. To restart the
synchronous pattern recognition, simply clear the bit and set again.
Note: Clearing this bit will issue a FIFO reset. See Figure 9 for FIFO write and reset
configuration.
Figure 9. FIFO Write and Reset Configuration
Bit [0] – Disable RESET Mode : When cleared, if the TRC101 encounters a 0.2V spike in the power
supply, the glitch could cause a system reset. When set, this mode is disabled.
www.RFM.com
Email: info@rfm.com
Page 26 of 42
?by RF Monolithics, Inc.
TRC101 - 4/8/08
相关PDF资料 |
PDF描述 |
|---|---|
| MAX2051ETP+ | IC UP/DOWNCONVERSION MIXR 20TQFN |
| MAX9986ETP+ | IC MIXER DOWN CONV 20-TQFN |
| MAX9994ETP+ | IC MIXER DOWN CONV 20-TQFN |
| MAX9986AETP+ | IC MIXER DOWN CONV 20-TQFN |
| GLDC07B | SWTCH TOP PLNGR SNAP SPDT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TRC10-103 | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-104 | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-105 | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-106 | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-107 | 制造商:RCD 制造商全称:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
发布紧急采购，3分钟左右您将得到回复。