参数资料
型号: TSS463A-TERZ
厂商: Atmel Corp.
英文描述: VAN Data Link Controller with Serial Interface
中文描述: 凡数据与串行接口链路控制器
文件页数: 40/60页
文件大小: 816K
代理商: TSS463A-TERZ
40
TSS463-AA
4205B–AUTO–12/04
This allows several channels to use the same actual reception buffer in Message DATA
RAM, thus diminishing the memory usage.
Note:
Only 1 level of link is supported.
Message Length And Status
Register
The message length and status register at address (base_address + 0x03) is also 8 bits
wide. It indicates the length of reserved for the message in the Message DATA RAM
area.
Read/Write register.
M_L [4:0]: Message Length
The 5 high bits of this register allows the user to specify either the length of the message
to be transmitted, or the maximum length of a message receivable in the pointed recep-
tion buffer.
Note:
The first byte in this register does not contain data, but the length of the message
received. This implies that the length value has to be equal to or greater than the maxi-
mum length of a message to be received in this buffer (or the length of a message to be
transmitted) plus 1, thus allowing a maximum length of 30 bytes and a minimum length
of 0 byte.
If the value of this field is “illegal” (i.e 0x00) then this message pointer is defined as
being a link (see Message pointer and register and “Linked Channels” on page 53).
Note:
Different of a reply request frame with no in-frame reply (deferred reply).
CHER: Channel Error Status
and Abort Command
As status, this bit is set by the TSS463AA when error occurs in transmission or on a
received frame. The user must reset it.
To abort the transmission defined in the channel, this bit can be set to 1 by the user (see
Section “Activate, Idle and Sleep Modes”, page 52 and “Abort” on page 50).
CHTx: Channel Transmitted and
Transmit Enable Command
CHRx: Channel Received and
Receive Enable Command
The 2 low order bits of this register contain the message status. Together with the RNW
and RTR bits of the command register (base_address + 0x01), they define the message
type of this channel (see section “Message Types” on page 45). As a general rule, the
status bits are only set by the TSS463AA, so the user must reset them to perform a
7
6
5
4
3
2
1
0
M_L 4
M_L 3
M_L 2
M_L 1
M_L 0
CHER
CHTx
CHRx
base_address
+ 0x03
M_L [4:0] = 0x00
Linked channel
M_L [4:0] = 0x01
Frame with no DATA field (*)
M_L [4:0] = 0x02
Frame with 1 DATA byte
- - - - - - -
- - - - - - - - - - - - - - - - - - - - - -
M_L [4:0] = 0x1D
Frame with 28 DATA bytes
M_L [4:0] = 0x1E
Frame with 29 DATA bytes
M_L [4:0] = 0x1F
Frame with 30 DATA bytes
相关PDF资料
PDF描述
TSS463C VAN Data Link Controller with Serial Interface
TSS4B02G Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers
TSS4B03G Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers
TSS4B01G Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers
TSS5G45S TOSHIBA SOLID STATE AC RELAY
相关代理商/技术参数
参数描述
TSS463B 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Serial VAN Data Link Controller
TSS463B_03 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Serial VAN Data Link Controller
TSS463B_04 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface
TSS463B-TERA 制造商:Temic 功能描述:LAN Node Controller, 16 Pin, SOP
TSS463B-TERA-9 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface