参数资料
型号: UPD44646363AF5-E22-FQ1-A
厂商: Renesas Electronics America
文件页数: 11/42页
文件大小: 0K
描述: SRAM DDRII 72MBIT 165-PBGA
标准包装: 1
格式 - 存储器: RAM
存储器类型: SRAM - 同步,DDR II+
存储容量: 72M(2M x 36)
速度: 450MHz
接口: 并联
电源电压: 1.7 V ~ 1.9 V
工作温度: 0°C ~ 70°C
封装/外壳: 165-LBGA
供应商设备封装: 165-PBGA(13x15)
包装: 散装
μ PD44646092A-A, 44646182A-A, 44646362A-A, 44646093A-A, 44646183A-A, 44646363A-A
Power-On Sequence in DDR II+ SRAM
DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.
The following timing charts show the recommended power-on sequence.
The following power-up supply voltage application is recommended: V SS , V DD , V DD Q, V REF , then V IN . V DD and V DD Q
can be applied simultaneously, as long as V DD Q does not exceed V DD by more than 0.5 V during power-up. The
following power-down supply voltage removal sequence is recommended: V IN , V REF , V DD Q, V DD , V SS . V DD and V DD Q
can be removed simultaneously, as long as V DD Q does not exceed V DD by more than 0.5 V during power-down.
Power-On Sequence
Apply power and tie DLL# to HIGH.
- Apply V DD before V DD Q.
- Apply V DD Q before V REF or at the same time as V REF.
Select ODT ON/OFF.
Provide stable clock for more than 20 μ s to lock the DLL/PLL.
DLL/PLL Constraints
The DLL/PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified
as TKC var. The DLL/PLL can cover 190 MHz as the lowest frequency. If the input clock is unstable and the
DLL/PLL is enabled, then the DLL/PLL may lock onto an undesired clock frequency.
ODT initialization
The ODT ON/OFF is set at power-on sequence. When the ODT Control pin is HIGH before applying stable clock,
the ODT function is turn on. When the ODT Control pin is LOW or No Connect, the ODT function is off. The ODT
can not change the state after power-on.
Power-On Waveforms
V DD /V DD Q
DLL#
ODT
Clock
V DD /V DD Q Stable (< ±0.1 V DC per 50 ns)
Fix HIGH (or tied to V DD Q)
Fix HIGH or LOW (or No Connect)
Unstable Clock
20 μ s or more
Stable Clock
Data Sheet M19960EJ2V0DS
Normal Operation
Start
9
相关PDF资料
PDF描述
UPD44647366AF5-E22-FQ1-A SRAM QDRII 72MBIT 165-PBGA
USB-100 KIT STARTER FOR USB
USBMLCF USB BDM INTERFACE MC P&E
USBMLPPCBDM MULTILINK P&E POWERPC USB
V-9767-L DOOR ECONOGLAS 19" LOCKING
相关代理商/技术参数
参数描述
UPD44646363AF5-E25-FQ1 功能描述:SRAM DDRII 72MBIT 165-PBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
UPD44646363AF5-E25-FQ1-A 功能描述:SRAM DDRII 72MBIT 165-PBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
UPD44647186AF5-E22-FQ1 功能描述:SRAM QDRII 72MBIT 165-PBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
UPD44647186AF5-E22-FQ1-A 功能描述:SRAM QDRII 72MBIT 165-PBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
UPD44647186AF5-E25-FQ1 功能描述:SRAM QDRII 72MBIT 165-PBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)