参数资料
型号: V58C2128164SBLI6
厂商: PROMOS TECHNOLOGIES INC
元件分类: DRAM
英文描述: 8M X 16 DDR DRAM, 0.7 ns, PDSO66
封装: 0.400 X 0.875 INCH, GREEN, PLASTIC, MS-024FC, TSOP2-66
文件页数: 1/60页
文件大小: 916K
代理商: V58C2128164SBLI6
1
V58C2128(804/404/164)SB
HIGH PERFORMANCE 128 Mbit DDR SDRAM
4 BANKS X 4Mbit X 8 (804)
4 BANKS X 2Mbit X 16 (164)
4 BANKS X 8Mbit X 4 (404)
V58C2128(804/404/164)SB Rev.2.2 March 2007
56
DDR400
DDR333
Clock Cycle Time (tCK2)
7.5 ns
Clock Cycle Time (tCK2.5)
6ns
6 ns
Clock Cycle Time (tCK3)
5ns
6 ns
System Frequency (fCK max)
200 MHz
166 MHz
Features
■ High speed data transfer rates with system frequency
up to 200 MHz
■ Data Mask for Write Control
■ Four Banks controlled by BA0 & BA1
■ Programmable CAS Latency: 2, 2.5, 3
■ Programmable Wrap Sequence: Sequential
or Interleave
■ Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
■ Automatic and Controlled Precharge Command
■ Power Down Mode
■ Auto Refresh and Self Refresh
■ Refresh Interval: 4096 cycles/64 ms
■ Available in 66-pin 400 mil TSOP or 60 Ball FBGA
■ SSTL-2 Compatible I/Os
■ Double Data Rate (DDR)
■ Bidirectional Data Strobe (DQS) for input and output
data, active on both edges
■ On-Chip DLL aligns DQ and DQs transitions with CK
transitions
■ Differential clock inputs CK and CK
■ Power Supply 2.5V ± 0.2V
■ Power Supply 2.6V ± 0.1V for DDR400
■ tRAS lockout supported
■ Concurrent auto precharge option is supported
*Note:
(-6) Supports PC2700 module with 2.5-3-3 timing
Description
The V58C2128(804/404/164)SB is a four bank DDR
DRAM organized as 4 banks x 4Mbit x 8 (804), 4 banks x
2Mbit x 16 (164), or 4 banks x 8Mbit x 4 (404). The
V58C2128(804/404/164)SB achieves high speed data
transfer rates by employing a chip architecture that
prefetches multiple bits and then synchronizes the output
data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A se-
quential and gapless data rate is possible depending on
burst length, CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
Package Outline
CK Cycle Time (ns)
Power
Temperature
Mark
JEDEC 66 TSOP II
60 FBGA
-5
-6
Std.
L
0°C to 70°C
Blank
(-5) Supports PC3200 module with 3-3-3 timing
相关PDF资料
PDF描述
V827432U24SATG-B1 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
V827432U24SATG-D3 32M X 72 DDR DRAM MODULE, 0.55 ns, DMA184
V59C1G01164QAUP5H 64M X 16 DDR DRAM, PBGA92
V59C1G01164QAUF37H 64M X 16 DDR DRAM, PBGA92
V59C1G01164QALJ19AE 64M X 16 DDR DRAM, BGA92
相关代理商/技术参数
参数描述
V58C2128404S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2128804S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2256 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256164S 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256324SAB30 制造商:Marvell 功能描述:Marvell V58C2256324SAB30