- 您现在的位置：买卖IC网 > PDF目录297788 > W25Q16BVDAIP (WINBOND ELECTRONICS CORP) 2M X 8 SPI BUS SERIAL EEPROM, PDIP8 PDF资料下载
参数资料
| 型号： | W25Q16BVDAIP |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 2M X 8 SPI BUS SERIAL EEPROM, PDIP8 |
| 封装： | 0.300 INCH, GREEN, PLASTIC, DIP-8 |
| 文件页数： | 3/68页 |
| 文件大小： | 2055K |
| 代理商： | W25Q16BVDAIP |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
W25Q16BV
Publication Release Date: July 08, 2010
- 11 -
Revision F
10.FUNCTIONAL DESCRIPTION
10.1 SPI OPERATIONS
10.1.1 Standard SPI Instructions
The W25Q16BV is accessed through an SPI compatible bus consisting of four signals: Serial Clock
(CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions
use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of
CLK. The DO output pin is used to read data or status from the device on the falling edge CLK.
SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and
Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is
not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low on the falling and
rising edges of /CS. For Mode 3 the CLK signal is normally high on the falling and rising edges of /CS.
10.1.2 Dual SPI Instructions
The W25Q16BV supports Dual SPI operation when using the “Fast Read Dual Output and Dual I/O” (3B
and BB hex) instructions. These instructions allow data to be transferred to or from the device at two to
three times the rate of ordinary Serial Flash devices. The Dual Read instructions are ideal for quickly
downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code
directly from the SPI bus (XIP). When using Dual SPI instructions the DI and DO pins become
bidirectional I/O pins: IO0 and IO1.
10.1.3 Quad SPI Instructions
The W25Q16BV supports Quad SPI operation when using the “Fast Read Quad Output”, “Fast Read
Quad I/O”, “Word Read Quad I/O” and “Octal Word Quad I/O” (6B, EB, E7 and E3 hex respectively).
These instructions allow data to be transferred to or from the device four to six times the rate of ordinary
Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random
access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP).
When using Quad SPI instructions the DI and DO pins become bidirectional IO0 and IO1, and the /WP
and /HOLD pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad
Enable bit (QE) in Status Register-2 to be set.
10.1.4 Hold Function
The /HOLD signal allows the W25Q16BV operation to be paused while it is actively selected (when /CS is
low). The /HOLD function may be useful in cases where the SPI data and clock signals are shared with
other devices. For example, consider if the page buffer was only partially written when a priority interrupt
requires use of the SPI bus. In this case the /HOLD function can save the state of the instruction and the
data in the buffer so programming can resume where it left off once the bus is available again. The
/HOLD function is only available for standard SPI and Dual SPI operation, not during Quad SPI.
To initiate a /HOLD condition, the device must be selected with /CS low. A /HOLD condition will activate
on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the
/HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on the
rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD
condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial Data
Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored. The Chip
Select (/CS) signal should be kept active (low) for the full duration of the /HOLD operation to avoid
resetting the internal logic state of the device.
相关PDF资料 |
PDF描述 |
|---|---|
| W25Q16BVSNIP | 2M X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| W25Q40BLSNIP | 4M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| W25Q80BVSFIG | 1M X 8 SPI BUS SERIAL EEPROM, PDSO16 |
| W25X32AVZPIG | 4M X 8 FLASH 2.7V PROM, PDSO8 |
| W25X32AVSFIG | 4M X 8 FLASH 2.7V PROM, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q16BVSFIG | 功能描述:IC SPI FLASH 16MBIT 16SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:256K (32K x 8) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:28-TSSOP（0.465"，11.8mm 宽） 供应商设备封装:28-TSOP 包装:带卷 (TR) 其它名称:71V256SA15PZGI8 |
| W25Q16BVSFIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16BVSNIG | 制造商:Winbond Electronics Corp 功能描述:Flash Serial-SPI 3.3V 16Mbit 2M x 8bit 6ns 8-Pin SOIC |
| W25Q16BVSNIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q16BVSSIG | 功能描述:IC SPI FLASH 16MBIT 8SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G（256M x 16） 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP（0.724"，18.40mm 宽） 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6 |
发布紧急采购，3分钟左右您将得到回复。