参数资料
型号: W25Q80BLDAIG
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 8M X 1 SPI BUS SERIAL EEPROM, PDIP8
封装: 0.300 INCH, GREEN, PLASTIC, DIP-8
文件页数: 16/75页
文件大小: 2267K
代理商: W25Q80BLDAIG
W25Q80BL
Publication Release Date: July 08, 2010
- 23 -
Preliminary - Revision C
9.2.8
Read Status Register-1 (05h) and Read Status Register-2 (35h)
The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is
entered by driving /CS low and shifting the instruction code “05h” for Status Register-1 or “35h” for Status
Register-2 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the
DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in figure 7. The Status
Register bits are shown in figure 3a and 3b and include the BUSY, WEL, BP2-BP0, TB, SEC, SRP0,
SRP1, QE, LB[3:1], CMP and SUS bits (see Status Register section earlier in this datasheet).
The Read Status Register instruction may be used at any time, even while a Program, Erase or Write
Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when
the cycle is complete and if the device can accept another instruction. The Status Register can be read
continuously, as shown in Figure 7. The instruction is completed by driving /CS high.
Figure 7. Read Status Register Instruction Sequence Diagram
9.2.9
Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. Only non-volatile Status
Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7 thru 2 of Status Register-1) and CMP, LB3, LB2,
LB1, QE, SRP1 (bits 14 thru 8 of Status Register-2) can be written to. All other Status Register bit
locations are read-only and will not be affected by the Write Status Register instruction. LB[3:1] are non-
volatile OTP bits, once it is set to 1, it can not be cleared to 0. The Status Register bits are shown in
figure 3a and 3b and described in 9.1.
To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have
been executed for the device to accept the Write Status Register Instruction (Status Register bit WEL
must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction
code “01h”, and then writing the status register data byte as illustrated in figure 8.
To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must
have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0).
However, SRP1 and LB3, LB2, LB1 can not be changed from “1” to “0” because of the OTP protection for
these bits. Upon power off, the volatile Status Register bit values will be lost, and the non-volatile Status
Register bit values will be restored when power on again.
相关PDF资料
PDF描述
WF1024K32A-100HSM 4M X 8 FLASH 12V PROM MODULE, 100 ns, CHIP66
WS27C210L-17CMB 64K X 16 UVPROM, 170 ns, CQCC44
WPS512K8B-25RJM 512K X 8 STANDARD SRAM, 25 ns, PDSO36
WMF2M8-120FLM5A 2M X 8 FLASH 5V PROM, 120 ns, CDFP44
WMS128K8C-85CCEA 128K X 8 STANDARD SRAM, 85 ns, CDIP32
相关代理商/技术参数
参数描述
W25Q80BLDAIP 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BLSNIG 制造商:Winbond Electronics Corp 功能描述:MEMORY IC
W25Q80BLSNIP 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BLSSIG 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BLSSIP 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI