- 您现在的位置：买卖IC网 > PDF目录141426 > W25Q80BLDAIG (WINBOND ELECTRONICS CORP) 8M X 1 SPI BUS SERIAL EEPROM, PDIP8 PDF资料下载
参数资料
| 型号： | W25Q80BLDAIG |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 8M X 1 SPI BUS SERIAL EEPROM, PDIP8 |
| 封装： | 0.300 INCH, GREEN, PLASTIC, DIP-8 |
| 文件页数： | 37/75页 |
| 文件大小： | 2267K |
| 代理商： | W25Q80BLDAIG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
W25Q80BL
- 42 -
9.2.24 32KB Block Erase (52h)
The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “52h” followed a 24-bit block address (A23-A0) (see Figure 2). The Block
Erase instruction sequence is shown in figure 22.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase
instruction will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of
the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Block Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase
instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB,
BP2, BP1, and BP0) bits (see Status Register Memory Protection table).
Figure 22. 32KB Block Erase Instruction Sequence Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| WF1024K32A-100HSM | 4M X 8 FLASH 12V PROM MODULE, 100 ns, CHIP66 |
| WS27C210L-17CMB | 64K X 16 UVPROM, 170 ns, CQCC44 |
| WPS512K8B-25RJM | 512K X 8 STANDARD SRAM, 25 ns, PDSO36 |
| WMF2M8-120FLM5A | 2M X 8 FLASH 5V PROM, 120 ns, CDFP44 |
| WMS128K8C-85CCEA | 128K X 8 STANDARD SRAM, 85 ns, CDIP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q80BLDAIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q80BLSNIG | 制造商:Winbond Electronics Corp 功能描述:MEMORY IC |
| W25Q80BLSNIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q80BLSSIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q80BLSSIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
发布紧急采购，3分钟左右您将得到回复。