- 您现在的位置：买卖IC网 > Datasheet目录368 > W29GL064CB7S (Winbond Electronics)IC FLASH 64MBIT 70NS 48TSOP Datasheet资料下载
参数资料
| 型号： | W29GL064CB7S |
| 厂商： | Winbond Electronics |
| 文件页数： | 13/68页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 64MBIT 70NS 48TSOP |
| 标准包装： | 96 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 64M（8M x 8，4M x 16） |
| 速度： | 70ns |
| 接口： | 并联 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-TFSOP（0.724"，18.40mm 宽） |
| 供应商设备封装： | 48-TSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
W29GL064C
7.2.3
Device Reset Operation
Pulling the #RESET pin Low for a period equal to or greater than t RP will return the device to Read
mode. If the device is performing a program or erase operation, the reset operation will take at most a
period of t READY1 before the device returns to Read mode. The RY/#BY pin will remain Low (Busy
Status) until the device returns to Read mode.
Note, the device draws larger current if the #RESET pin is held at voltages greater that GND+0.3V
and less than or equal to V IL . When the #RESET pin is held a GND±0.3V, the device only consumes
Reset (I CC 5) current.
It is recommended to tie the system reset signal to the #RESET pin of the flash memory. This allows
the device to be reset with the system and puts it in a state where the system can immediately begin
reading boot code from it.
Executing the Reset instruction will reset the device back to the Read mode in the following situations:
?
?
?
?
?
?
?
?
?
7.2.4
During an erase instruction sequence, before the full instruction set is completed.
Sector erase time-out period
Erase failed, while DQ5 is High.
During program instruction sequence, before the full instruction set is completed, including the
erase-suspended program instruction.
Program failed, while DQ5 is High as well as the erase-suspended program failure.
Auto-select mode
CFI mode
The user must issue a reset instruction to reset the device back to the Read mode when the
device is in Auto-Select mode or CFI mode, or when there is a program or erase failure (DQ5
is High).
When the device is performing a Programming (not program fail) or Erasing (Not erase fail)
function, the device will ignore reset commands.
Standby Mode
Standby mode is entered when both #RESET and #CE are driven to V CC ±300mV (inactive state).
(Note, if both pins are not within the E VIO ±0.3V, but at V IH , standby current will be greater.) At this
time output pins are placed in the high impedance state regardless of the state of the #WE or #OE
pins and the device will draw minimal standby current (I CC 4). If the device is deselected during erase
or program operation, the device will draw active current until the operation is completed.
7.2.5
Output Disable Mode
The #OE pin controls the state of the Data IO pins. If #OE is driven High (V IH ), all Data IO pins will
remain at high impedance and if driven Low, the Data IO pins will drive data ( #OE has no affect on
the RY/#BY output pin).
7.2.6
Write Operation
To execute a write operation, Chip Enable (#CE) pin is driven Low and the Output Enable (#OE) is
pulled high to disable the Data IO pins to a high impedance state. The desired address and data
should be present on the appropriate pins. Addresses are latched on the falling edge of either #WE or
#CE and Data is latched on the rising edge or either #CE or #WE. To see an example, please refer to
timing diagrams in Figure 8-5 , Figure 8-15 or Figure 8-16 . If an invalid write instruction, not defined in
this datasheet is written to the device, it may put the device in an undefined state.
Publication Release Date: August 2, 2013
7
Revision H
相关PDF资料 |
PDF描述 |
|---|---|
| W29GL128CL9T | IC FLASH 128MBIT 90NS 56TSOP |
| W631GG6KB-15 | IC DDR3 SDRAM 1GBIT 96WBGA |
| W9412G6IH-5 | IC DDR-400 SDRAM 128MB 66TSSOPII |
| W9412G6JH-5I | IC DDR SDRAM 128MBIT 66TSOPII |
| W9425G6EH-5 | IC DDR-400 SDRAM 256MB 66TSSOPII |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W29GL064CH7B | 制造商:WINBOND 制造商全称:Winbond 功能描述:64M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE |
| W29GL064CH7T | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 64MBIT 70NS 56TSOP |
| W29GL064CL7B | 制造商:WINBOND 制造商全称:Winbond 功能描述:64M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE |
| W29GL064CL7T | 制造商:WINBOND 制造商全称:Winbond 功能描述:64M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE |
| W29GL064CT7A | 功能描述:IC FLASH 64MBIT 70NS 48TFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G（256M x 16） 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP（0.724"，18.40mm 宽） 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6 |
发布紧急采购，3分钟左右您将得到回复。