- 您现在的位置：买卖IC网 > PDF目录68459 > W6692ACD (WINBOND ELECTRONICS CORP) DATACOM, ISDN CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | W6692ACD |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, ISDN CONTROLLER, PQFP100 |
| 封装： | LQFP-100 |
| 文件页数： | 15/98页 |
| 文件大小： | 584K |
| 代理商： | W6692ACD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
Data Sheet
W6692A PCI ISDN S/T-Controller
Publication Release Date:
Mar,2000
Revision 1.0
-22 -
After hardware reset, the receiver may enter power down state in order to save power consumption. In this state, the internal
clocks are turned off, but the analog level detector is still active to detect signal coming from the S interface. The power down
state is left either by non-INFO 0 signal from S interface or C/I command from microprocessor.
7.2.2 Receiver Clock Recovery And Timing Generation
A Digital Phase Locked Loop (DPLL) circuit is used to derive the receive clock from the received data stream. This DPLL
uses a 7.68 MHz clock as reference. According to I.430, the transmit clock is normally delayed by 2 bit time from the receive
clock. The "total phase deviation from input to output" is -7% to +15% of a bit period. In some cases, delay compensation may be
needed to meet this requirement (see OPS1-0 bits in D_CTL register).
TABLE 7.1 OUTPUT PHASE DELAY COMPENSATION TABLE
OPS1
OPS0
Effect
0
No phase delay compensation
0
1
Phase delay compensation 260 ns
1
0
Phase delay compensation 520 ns
1
Phase delay compensation 1040 ns
W6692A does not need RC filter on receiver side, therefore zero delay compensation is selected normally. This is also the
default setting.
The PCM output clocks (PFCK1-2, PBCK) are locked to the S-interface timing with jitter. See the electrical specification.
7.2.3 Layer 1 Activation/Deactivation
The layer 1 activation/deactivation procedures are implemented by a finite state machine according to TE mode. The state
transitions are triggered by signals received at S interface or commands issued from microprocessor. The state outputs signals to
S interface and indication to microprocessor. The CIX register is used by microprocessor to issue command, and the CIR register
is used by microprocessor to receive indication.
Some commands are used for special purposes. They are "layer 1 reset", "analog loopback", "send continuous zeros" and
"send single zero".
7.2.3.1 States Descriptions And Command/Indication Codes
F3
Deactivated
without clock
This is the "deactivated" state of ITU-T I.430. The receive line awake unit is active except during a hardware reset pulse.
After reset, once the indication "1111" has been read out, internal clocks will turn off and stay at this state if INFO 0 is received
on the S line. The turn off time is approximate 93 ms. The ECK command must be issued to activate the clocks.
F3
Deactivated
with clock
相关PDF资料 |
PDF描述 |
|---|---|
| W6692ACF | DATACOM, ISDN CONTROLLER, PQFP100 |
| W6694ACD | DATACOM, ISDN CONTROLLER, PQFP48 |
| W671320P | TELECOM-SLIC, PQCC28 |
| W671361P | TELECOM-SLIC, PQCC28 |
| W671361Y | TELECOM-SLIC, QCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W6692ACF | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6694 | 制造商:WINBOND 制造商全称:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W6694A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | 制造商:WINBOND 制造商全称:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W66ARX-18 | 制造商:Magnecraft 功能描述: |
发布紧急采购，3分钟左右您将得到回复。