- 您现在的位置：买卖IC网 > Datasheet目录369 > W948D2FBJX5E (Winbond Electronics)IC LPDDR SDRAM 256MBIT 90VFBGA Datasheet资料下载
参数资料
| 型号： | W948D2FBJX5E |
| 厂商： | Winbond Electronics |
| 文件页数： | 29/60页 |
| 文件大小： | 0K |
| 描述： | IC LPDDR SDRAM 256MBIT 90VFBGA |
| 标准包装： | 240 |
| 格式 - 存储器： | RAM |
| 存储器类型： | 移动 LPDDR SDRAM |
| 存储容量： | 256M（8Mx32） |
| 速度： | 200MHz |
| 接口： | 并联 |
| 电源电压： | 1.7 V ~ 1.95 V |
| 工作温度： | -25°C ~ 85°C |
| 封装/外壳： | 90-TFBGA |
| 供应商设备封装： | 90-VFBGA（8x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W948D6FB / W948D2FB
256Mb Mobile LPDDR
During Read bursts, DQS is driven by the LPDDR SDRAM along with the output data. The initial Low state of the
DQS is known as the read preamble; the Low state coincident with last data-out element is known as the read post-
amble. The first data-out element is edge aligned with the first rising edge of DQS and the successive data-out
elements are edge aligned to successive edges of DQS. This is shown in following figure with a CAS latency of 2
and 3.
Upon completion of a read burst, assuming no other READ command has been initiated, the DQs will go to High-Z.
7.5.3 Read Burst Showing CAS Latency
CK
CK
Command
READ
NOP
NOP
NOP
NOP
NOP
Address
BA Col n
CL=2
DQS
DQ
DO n
CL=3
DQS
DQ
1)DO n=Data Out from column n
DO n
= Don't Care
2)BA,Col n =Bank A,Column n
3)Burst Length=4;3 subsequent elements of Data Out appear inthe programmed order following DO n
4)Shown with nominal tAC, tDQSCK and tDQSQ
7.5.4 Read to Read
Data from a read burst may be concatenated or truncated by a subsequent READ command. The first data from the
new burst follows either the last element of a completed burst or the last desired element of a longer burst that is
being truncated. The new READ command should be issued X cycles after the first READ command, where X
equals the number of desired data-out element pairs (pairs are required by the 2n-prefetch architecture). This is
shown in following figure.
Publication Release Date : Oct, 15, 2012
- 29 -
Revision : A01-004
相关PDF资料 |
PDF描述 |
|---|---|
| W949D2CBJX5E | IC LPDDR SDRAM 512MBIT 90VFBGA |
| W971GG6JB25I | IC DDR2 SDRAM 1GBIT 84WBGA |
| W971GG8JB-25 | IC DDR2 SDRAM 1GBIT 60WBGA |
| W9725G6IB-25 | IC DDR2-800 SDRAM 256MB 84-WBGA |
| W9725G6JB25I | IC DDR2 SDRAM 256MBIT 84WBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W948D2FBJX5ETR | 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ |
| W948D2FBJX5I | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W948D2FBJX5I TR | 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 200MHZ, INDUST |
| W948D2FBJX6E | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR SDRAM 256M-Bit 8Mx32 1.8V 90-Pin VFBGA 制造商:Winbond Electronics 功能描述:LOW POWER DRAM 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W948D2FBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:256M MDDR, X32, 166MHZ, 65NM |
发布紧急采购，3分钟左右您将得到回复。