- 您现在的位置：买卖IC网 > Datasheet目录369 > W9825G6JH-6I (Winbond Electronics)IC SDRAM 256MBIT 54TSOPII Datasheet资料下载
参数资料
| 型号： | W9825G6JH-6I |
| 厂商： | Winbond Electronics |
| 文件页数： | 13/43页 |
| 文件大小： | 0K |
| 描述： | IC SDRAM 256MBIT 54TSOPII |
| 标准包装： | 200 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SDRAM |
| 存储容量： | 256M（16Mx16） |
| 速度： | 166MHz |
| 接口： | 并联 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 54-TSOP（0.400"，10.16mm 宽） |
| 供应商设备封装： | 54-TSOP II |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
W9825G6JH
8. OPERATION MODE
Fully synchronous operations are performed to latch the commands at the positive edges of CLK.
Table 1 shows the truth table for the operation commands.
Table 1 Truth Table (Note (1) , (2))
COMMAND
DEICE
STATE
CKEn-1 CKEn
DQM
BS0, 1
A10
A0 ? A9
A11, A12
CS
RAS
CAS
WE
Bank Active
Bank Precharge
Precharge All
Idle
Any
Any
H
H
H
x
x
x
x
x
x
v
v
x
v
L
H
v
x
x
L
L
L
L
L
L
H
H
H
H
L
L
Write
Write with Auto-
precharge
Active
Active
(3)
(3)
H
H
x
x
x
x
v
v
L
H
v
v
L
L
H
H
L
L
L
L
Read
Active (3)
H
x
x
v
L
v
L
H
L
H
Read with Auto-
precharge
Active
(3)
H
x
x
v
H
v
L
H
L
H
Mode Register Set
No-operation
Burst Stop
Device Deselect
Auto-refresh
Self-refresh Entry
Self-refresh Exit
Clock Suspend Mode
Entry
Power Down Mode
Entry
Clock Suspend Mode
Exit
Power Down Mode
Exit
Data Write/Output
Enable
Data Write/Output
Disable
Idle
Any
Active (4)
Any
Idle
Idle
Idle
(S.R.)
Active
Idle
Active (5)
Active
Any
(Power Down)
Active
Active
H
H
H
H
H
H
L
L
H
H
H
L
L
L
H
H
x
x
x
x
H
L
H
H
L
L
L
H
H
H
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
L
H
v
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
v
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
v
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
L
L
L
H
L
L
H
L
x
H
L
x
H
L
x
x
L
H
H
x
L
L
x
H
x
x
H
x
x
H
x
x
L
H
H
x
L
L
x
H
x
x
H
x
x
H
x
x
L
H
L
x
H
H
x
x
x
x
x
x
x
x
x
x
Notes:
(1) v = valid
x = Don't care
L = Low Level
H = High Level
(2) CKEn signal is input level when commands are provided.
CKEn-1 signal is the input level one clock cycle before the command is issued.
(3) These are state of bank designated by BS0, BS1 signals.
(4) Device state is full page burst operation.
(5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.
Publication Release Date: Mar. 13, 2014
- 13 -
Revision: A09
相关PDF资料 |
PDF描述 |
|---|---|
| W9864G6JH-6I | IC SDRAM 64MBIT 54TSOPII |
| WM-5614 | CABINET WALL MOUNT 37.25X17.9" |
| WRR-2244 | RACK WALL MOUNT RELAY 42" X 19" |
| WRR-2264 | RACK WALL MOUNT 75.25" X 19" |
| X28C512JIZ-12 | IC EEPROM 512KBIT 120NS 32PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W986408CH | 制造商:WINBOND 制造商全称:Winbond 功能描述:2M x 8BIT x 4 BANKS SDRAM |
| W986408CH-75 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x8 SDRAM |
| W986408CH-8H | 制造商:WINBOND 制造商全称:Winbond 功能描述:x8 SDRAM |
| W986416CH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M x 16 BIT x 4 BANKS SDRAM |
| W986416CH-6 | 制造商:WINBOND 制造商全称:Winbond 功能描述:x16 SDRAM |
发布紧急采购，3分钟左右您将得到回复。