- 您现在的位置：买卖IC网 > PDF目录69541 > W9864G6EB-7 (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA60 PDF资料下载
参数资料
| 型号： | W9864G6EB-7 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA60 |
| 封装： | 0.65 MM PITCH, ROHS COMPLIANT, VFBGA-60 |
| 文件页数： | 9/47页 |
| 文件大小： | 1136K |
| 代理商： | W9864G6EB-7 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
W986416EB/W9864G6EB
Publication Release Date: Sep. 23, 2005
- 17 -
Revision P06
Notes:
1. Operation exceeds “ABSOLUTE MAXIMUM RATING” may cause permanent damage to the devices.
2. All voltages are referenced to VSS
3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of Tck
and Trc.
4. These parameters depend on the output loading conditions. Specified values are obtained with
output open.
5. Power up Sequence
(1) Power up must be performed in the following sequence.
(2) Power must be applied to VCC and VCCQ (simultaneously) while all input signals are held in the “NOP” state. The
CLK signals must be started at the same time.
(3) After power-up a pause of at least 200 μseconds is required. It is required that DQM and CKE signals then be
held ’high‘ (VCC levels) to ensure that the DQ output is impedance.
(4) All banks must be precharged.
(5) The Mode Register Set command must be asserted to initialize the Mode Register.
(6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.
6. AC Testing Conditions
PARAMETER
CONDITIONS
Output Reference Level
1.4V
Output Load
See diagram below
Input Signal Levels (VIH/VIL)
2.4V/0.4V
Transition Time (Rise and Fall) of Input Signal
1 Ns
Input Reference Level
1.4V
50 ohms
1.4 V
AC TEST LOAD
Z = 50 ohms
output
30pF
1. Transition times are measured between VIH and VIL.
2. Thz defines the time at which the outputs achieve the open circuit condition and is not referenced to output
level.
3. These parameters account for the number of clock cycles and depend on the operating frequency of the
clock, as follows the number of clock cycles = specified value of timing/ clock period
(count fractions as whole number)
相关PDF资料 |
PDF描述 |
|---|---|
| WE128K8200CQ | 128K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| WED9LC6816V1512BI | SPECIALTY MEMORY CIRCUIT, PBGA153 |
| WS128K32-35G2TMEA | 128K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS128K32-55G2TIE | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
| WS128K32-35G2TIE | 128K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9864G6GH | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-5 | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-6 | 制造商:Winbond Electronics Corp 功能描述:4*16BIT SDRAM |
| W9864G6GH-6I | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-7 | 制造商:Winbond Electronics Corp 功能描述:64M 3.3V SDRAM 4M X 16 |
发布紧急采购，3分钟左右您将得到回复。