参数资料
型号: XC2S50-5FGG256C
厂商: Xilinx Inc
文件页数: 6/99页
文件大小: 0K
描述: IC SPARTAN-II FPGA 50K 256-FBGA
标准包装: 90
系列: Spartan®-II
LAB/CLB数: 384
逻辑元件/单元数: 1728
RAM 位总计: 32768
输入/输出数: 176
门数: 50000
电源电压: 2.375 V ~ 2.625 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 256-BGA
供应商设备封装: 256-FBGA(17x17)
产品目录页面: 599 (CN2011-ZH PDF)
其它名称: 122-1319
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
14
R
Boundary-scan operation is independent of individual IOB
configurations, and unaffected by package type. All IOBs,
including unbonded ones, are treated as independent
3-state bidirectional pins in a single scan chain. Retention of
the bidirectional test capability after configuration facilitates
the testing of external interconnections.
Table 7 lists the boundary-scan instructions supported in
Spartan-II FPGAs. Internal signals can be captured during
EXTEST by connecting them to unbonded or unused IOBs.
They may also be connected to the unused outputs of IOBs
defined as unidirectional input pins.
The public boundary-scan instructions are available prior to
configuration. After configuration, the public instructions
remain available together with any USERCODE
instructions installed during the configuration. While the
SAMPLE and BYPASS instructions are available during
configuration, it is recommended that boundary-scan
operations not be performed during this transitional period.
In addition to the test instructions outlined above, the
boundary-scan circuitry can be used to configure the FPGA,
and also to read back the configuration data.
To facilitate internal scan chains, the User Register
provides three outputs (Reset, Update, and Shift) that
represent the corresponding states in the boundary-scan
internal state machine.
Table 7: Boundary-Scan Instructions
Boundary-Scan
Command
Binary
Code[4:0]
Description
EXTEST
00000
Enables boundary-scan
EXTEST operation
SAMPLE
00001
Enables boundary-scan
SAMPLE operation
USR1
00010
Access user-defined
register 1
USR2
00011
Access user-defined
register 2
CFG_OUT
00100
Access the
configuration bus for
Readback
CFG_IN
00101
Access the
configuration bus for
Configuration
INTEST
00111
Enables boundary-scan
INTEST operation
USRCODE
01000
Enables shifting out
USER code
IDCODE
01001
Enables shifting out of
ID Code
HIZ
01010
Disables output pins
while enabling the
Bypass Register
JSTART
01100
Clock the start-up
sequence when
StartupClk is TCK
BYPASS
11111
Enables BYPASS
RESERVED
All other
codes
Xilinx reserved
instructions
相关PDF资料
PDF描述
TACR476K002R CAP TANT 47UF 2V 10% 0805
RMA40DRMI-S288 CONN EDGECARD 80POS .125 EXTEND
XC6SLX9-2TQG144C IC FPGA SPARTAN-6 9K 144TQFP
XC3S200-4TQG144C IC SPARTAN-3 FPGA 200K 144-TQFP
TACR475M020RTA CAP TANT 4.7UF 20V 20% 0805
相关代理商/技术参数
参数描述
XC2S50-5FGG256I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 50K GATES 1728 CELLS 263MHZ 2.5V 256FBGA - Trays
XC2S50-5FGG456C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family
XC2S50-5FGG456I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-II FPGA Family
XC2S50-5PQ208C 功能描述:IC FPGA 2.5V 384 CLB'S 208-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-II 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XC2S50-5PQ208I 功能描述:IC FPGA 2.5V I-TEMP 208-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-II 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)