参数资料
型号: XC6VCX130T-2FFG784C
厂商: Xilinx Inc
文件页数: 15/52页
文件大小: 0K
描述: IC FPGA VIRTEX 6 128K 784FFGBGA
产品培训模块: Virtex-6 FPGA Overview
产品变化通告: Virtex-6 FIFO Input Logic Reset 18/Apr/2011
标准包装: 1
系列: Virtex® 6 CXT
LAB/CLB数: 10000
逻辑元件/单元数: 128000
RAM 位总计: 9732096
输入/输出数: 400
电源电压: 0.95 V ~ 1.05 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 784-BBGA,FCBGA
供应商设备封装: 784-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
22
TJ480
480 Mb/s
0.1
UI
DJ480
Deterministic Jitter(2)(3)
0.03
UI
Notes:
1.
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX transceiver sites.
2.
Using PLL_DIVSEL_FB = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3.
All jitter values are based on a bit-error ratio of 1e-12.
4.
PLL frequency at 1.5625 GHz and OUTDIV = 1.
5.
PLL frequency at 2.5 GHz and OUTDIV = 2.
6.
PLL frequency at 2.5 GHz and OUTDIV = 4.
Table 32: GTX Transceiver Receiver Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
FGTXRX
Serial data rate
RX oversampler not enabled
0.600
FGTXMAX
Gb/s
RX oversampler enabled
0.480
0.600
Gb/s
TRXELECIDLE
TIme for RXELECIDLE to respond to loss or restoration of data
75
ns
RXOOBVDPP
OOB detect threshold peak-to-peak
60
150
mV
RXSST
Receiver spread-spectrum
Modulated @ 33 KHz
–5000
0
ppm
RXRL
Run length (CID)
Internal AC capacitor bypassed
512
UI
RXPPMTOL
Data/REFCLK PPM offset
tolerance
CDR 2nd-order loop disabled
–200
200
ppm
CDR 2nd-order loop enabled
–2000
2000
ppm
SJ Jitter Tolerance(2)
JT_SJ3.75
Sinusoidal Jitter(3)
3.75 Gb/s
0.44
UI
JT_SJ3.125
Sinusoidal Jitter(3)
3.125 Gb/s
0.45
UI
JT_SJ3.125L
Sinusoidal Jitter(3)
3.125 Gb/s(4)
0.45
UI
JT_SJ2.5
Sinusoidal Jitter(3)
2.5 Gb/s(5)
0.5
UI
JT_SJ1.25
Sinusoidal Jitter(3)
1.25 Gb/s(6)
0.5
UI
JT_SJ675
Sinusoidal Jitter(3)
675 Mb/s
0.4
UI
JT_SJ480
Sinusoidal Jitter(3)
480 Mb/s
0.4
UI
SJ Jitter Tolerance with Stressed Eye(2)
JT_TJSE3.125
Total Jitter with Stressed
3.125 Gb/s
0.70
UI
JT_SJSE3.125
Sinusoidal Jitter with
Stressed Eye(7)
3.125 Gb/s
0.1
UI
Notes:
1.
Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2.
All jitter values are based on a bit-error ratio of 1e–12.
3.
The frequency of the injected sinusoidal jitter is 80 MHz.
4.
PLL frequency at 1.5625 GHz and OUTDIV = 1.
5.
PLL frequency at 2.5 GHz and OUTDIV = 2.
6.
PLL frequency at 2.5 GHz and OUTDIV = 4.
7.
Composite jitter with RX equalizer enabled. DFE disabled.
Table 31: GTX Transceiver Transmitter Switching Characteristics (Cont’d)
Symbol
Description
Condition
Min
Typ
Max
Units
相关PDF资料
PDF描述
XC4VLX60-10FF668I IC FPGA VIRTEX-4LX 668FFBGA
XC6VLX75T-L1FFG784C IC FPGA VIRTEX 6 74K 784FFGBGA
XCV400E-8FG676C IC FPGA 1.8V C-TEMP 676-FBGA
XCV400E-8BG560C IC FPGA 1.8V C-TEMP 560-MBGA
BR25L010FV-WE2 IC EEPROM SER 1KB SPI BUS 8SSOP
相关代理商/技术参数
参数描述
XC6VCX130T-2FFG784I 功能描述:IC FPGA VIRTEX 6 128K 784FFGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex® 6 CXT 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX195T 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-6 CXT Family Data Sheet
XC6VCX195T-1FF1156C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 195K 1156BGA
XC6VCX195T-1FF1156I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 195K 1156BGA
XC6VCX195T-1FF784C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 199680 CELLS 40NM (CMOS) TECHNOLOG - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 195K 784BGA